



No. AAMS (UG)/77 of 2021-22

CIRCULAR :-

Attention of the Principals of the Affiliated Colleges, Directors of the recognized Institutions in Faculty of Science & Technology is invited to this office circular No. UG/42 of 2018-19 dated 25th June, 2021 relating to the revised syllabus as per the (CBCS) for the T.E. & B.E. in Electronics & Telecommunication Engineering (Sem V to VIII).

They are hereby informed that the recommendations made by the Ad-hoc Board of Studies in Electronics & Telecommunication Engineering at its meeting held on 28th April, 2021 and subsequently made by the Board of Deans at its meeting held on 11th June, 2021 vide item No.6.5 (R) have been accepted by the Academic Council at its meeting held on 29th June, 2021 vide item No. 6.5 (R) and that in accordance therewith, the revised syllabus (Rev-2019 'C' Scheme) for the B.E. in Electronics & Telecommunication Engineering (T.E. - Sem. V & VI) has been brought into force with effect from the academic year 2021-22. (The same is available on the University's website www.mu.ac.in).

MUMBAI - 400 032
30th September, 2021
To


(Dr. B.N. Gaikwad)
I/c REGISTRAR

The Principals of the Affiliated Colleges and Directors of the recognized Institutions in Faculty of Science & Technology.

A.C/6.5/29/06/2021


No. UG/77 -A of 2021-22

MUMBAI-400 032

30th September, 2021

Copy forwarded with Compliments for information to:-

- 1) The Dean, Faculty of Science & Technology,
- 2) The Chairman, Ad-hoc Board of Studies in Electronics & Telecommunication Engineering,
- 3) The Director, Board of Examinations and Evaluation,
- 4) The Director, Board of Students Development,
- 5) The Co-ordinator, University Computerization Centre,


(Dr. B.N. Gaikwad)
I/c REGISTRAR

Copy to :-

- 1. The Deputy Registrar, Academic Authorities Meetings and Services (AAMS),**
- 2. The Deputy Registrar, College Affiliations & Development Department (CAD),**
- 3. The Deputy Registrar, (Admissions, Enrolment, Eligibility and Migration Department (AEM),**
- 4. The Deputy Registrar, Research Administration & Promotion Cell (RAPC),**
- 5. The Deputy Registrar, Executive Authorities Section (EA),**
- 6. The Deputy Registrar, PRO, Fort, (Publication Section),**
- 7. The Deputy Registrar, (Special Cell),**
- 8. The Deputy Registrar, Fort/ Vidyanagari Administration Department (FAD) (VAD), Record Section,**
- 9. The Director, Institute of Distance and Open Learning (IDOL Admin), Vidyanagari,**

They are requested to treat this as action taken report on the concerned resolution adopted by the Academic Council referred to in the above circular and that on separate Action Taken Report will be sent in this connection.

- 1. P.A to Hon'ble Vice-Chancellor,**
- 2. P.A Pro-Vice-Chancellor,**
- 3. P.A to Registrar,**
- 4. All Deans of all Faculties,**
- 5. P.A to Finance & Account Officers, (F.& A.O),**
- 6. P.A to Director, Board of Examinations and Evaluation,**
- 7. P.A to Director, Innovation, Incubation and Linkages,**
- 8. P.A to Director, Board of Lifelong Learning and Extension (BLLE),**
- 9. The Director, Dept. of Information and Communication Technology (DICT) (CCF & UCC), Vidyanagari,**
- 10. The Director of Board of Student Development,**
- 11. The Director, Department of Students Welfare (DSD),**
- 12. All Deputy Registrar, Examination House,**
- 13. The Deputy Registrars, Finance & Accounts Section,**
- 14. The Assistant Registrar, Administrative sub-Campus Thane,**
- 15. The Assistant Registrar, School of Engg. & Applied Sciences, Kalyan,**
- 16. The Assistant Registrar, Ratnagiri sub-centre, Ratnagiri,**
- 17. The Assistant Registrar, Constituent Colleges Unit,**
- 18. BUCTU,**
- 19. The Receptionist,**
- 20. The Telephone Operator,**
- 21. The Secretary MUASA**

for information.

UNIVERSITY OF MUMBAI



Bachelor of Engineering

in

Electronics and Telecommunication Engineering

Second Year with Effect from AY 2020-21

Third Year with Effect from AY 2021-22

Final Year with Effect from AY 2022-23

(REV- 2019 'C' Scheme) from Academic Year 2019 – 20

Under

FACULTY OF SCIENCE & TECHNOLOGY

(As per AICTE guidelines with effect from the academic year
2019–2020)

UNIVERSITY OF MUMBAI**Syllabus for Approval**

| Sr. No. | Heading | Particulars |
|----------------|---|--|
| 1 | Title of the Course | Third Year in Bachelor of Electronics and Telecommunication Engineering |
| 2 | Eligibility for Admission | After Passing Second Year Engineering as per the Ordinance 0.6243 |
| 3 | Passing Marks | 40% |
| 4 | Ordinances / Regulations (if any) | Ordinance 0.6243 |
| 5 | No. of Years / Semesters | 8 semesters |
| 6 | Level | P.G. / U.G./Diploma /Certificate (Strike out which is not applicable) |
| 7 | Pattern | Yearly / Semester (Strike out which is not applicable) |
| 8 | Status | New / Revised (Strike out which is not applicable) |
| 9 | To be implemented from Academic Year | With effect from Academic Year: 2021-2022 |

Date **29-06-2021**

Dr. S. K. Ukarande
Associate Dean
Faculty of Science and Technology
University of Mumbai

Dr Anuradha Muzumdar
Dean
Faculty of Science and Technology
University of Mumbai

Preamble

To meet the challenge of ensuring excellence in engineering education, the issue of quality needs to be addressed, debated and taken forward in a systematic manner. Accreditation is the principal means of quality assurance in higher education. The major emphasis of accreditation process is to measure the outcomes of the program that is being accredited. In line with this Faculty of Science and Technology (in particular Engineering) of University of Mumbai has taken a lead in incorporating philosophy of outcome based education in the process of curriculum development.

Faculty resolved that course objectives and course outcomes are to be clearly defined for each course, so that all faculty members in affiliated institutes understand the depth and approach of course to be taught, which will enhance learner's learning process. Choice based Credit and grading system enables a much-required shift in focus from teacher-centric to learner-centric education since the workload estimated is based on the investment of time in learning and not in teaching. It also focuses on continuous evaluation which will enhance the quality of education. Credit assignment for courses is based on 15 weeks teaching learning process, however content of courses is to be taught in 13 weeks and remaining 2 weeks to be utilized for revision, guest lectures, coverage of content beyond syllabus etc.

There was a concern that the earlier revised curriculum more focused on providing information and knowledge across various domains of the said program, which led to heavily loading of students in terms of direct contact hours. In this regard, faculty of science and technology resolved that to minimize the burden of contact hours, total credits of entire program will be of 171, wherein focus is not only on providing knowledge but also on building skills, attitude and self learning. Therefore in the present curriculum skill based laboratories and mini projects are made mandatory across all disciplines of engineering in second and third year of programs, which will definitely facilitate self learning of students. The overall credits and approach of curriculum proposed in the present revision is in line with AICTE model curriculum.

The present curriculum will be implemented for Second Year of Engineering from the academic year 2020-21. Subsequently this will be carried forward for Third Year and Final Year Engineering in the academic years 2021-22, 2022-23, respectively.

Dr. S. K. Ukarande
Associate Dean
Faculty of Science and Technology
University of Mumbai

Dr Anuradha Muzumdar
Dean
Faculty of Science and Technology
University of Mumbai

Incorporation and Implementation of Online Contents **from NPTEL/ Swayam Platform**

The curriculum revision is mainly focused on knowledge component, skill based activities and project based activities. Self learning opportunities are provided to learners. In the revision process this time in particular Revised syllabus of 'C' scheme wherever possible additional resource links of platforms such as NPTEL, Swayam are appropriately provided. In an earlier revision of curriculum in the year 2012 and 2016 in Revised scheme 'A' and 'B' respectively, efforts were made to use online contents more appropriately as additional learning materials to enhance learning of students.

In the current revision based on the recommendation of AICTE model curriculum overall credits are reduced to 171, to provide opportunity of self learning to learner. Learners are now getting sufficient time for self learning either through online courses or additional projects for enhancing their knowledge and skill sets.

The Principals/ HoD's/ Faculties of all the institute are required to motivate and encourage learners to use additional online resources available on platforms such as NPTEL/ Swayam. Learners can be advised to take up online courses, on successful completion they are required to submit certification for the same. This will definitely help learners to facilitate their enhanced learning based on their interest.

Dr. S. K. Ukarande
Associate Dean
Faculty of Science and Technology
University of Mumbai

Dr Anuradha Muzumdar
Dean
Faculty of Science and Technology
University of Mumbai

Preface By BoS

Technological developments in the field of electronics and telecommunication engineering have revolutionized the way people see the world today. Hence, there is a need for continuously enriching the quality of education by a regular revision in the curriculum, which will help our students achieve better employability, start-ups, and other avenues of higher studies. The current revision in the Bachelor of Engineering program (REV- 2019 'C' Scheme) aims at providing a strong foundation with required analytical concepts in the field of electronics and telecommunication engineering.

Some of the salient features of this revised curriculum are as below and they fall in line with the features in AICTE Model Curriculum.

1. The curriculum is designed in such a way that it encourages innovation and research as the total number of credits has been reduced from around 200 credits in an earlier curriculum to 171 credits in the current revision.
2. In the second and third-year curriculum, skill-based laboratories and mini-projects are introduced.
3. It will result in the students developing a problem-solving approach and will be able to meet the challenges of the future.
4. The University of Mumbai and BoS – Electronics and Telecommunication Engineering will ensure the revision of the curriculum on regular basis in the future as well and this update will certainly help students to achieve better employability; start-ups and other avenues for higher studies.

The BoS would like to thank all the subject experts, industry representatives, alumni, and various other stakeholders for their sincere efforts and valuable time in the preparation of course contents, reviewing the contents, giving valuable suggestions, and critically analyzing the contents.

Board of Studies in Electronics and Telecommunication Engineering

Dr. Faruk Kazi: Chairman

Dr. V. N. Pawar: Member

Dr. Ravindra Duche: Member

Dr. Milind Shah: Member

Dr. R. K. Kulkarni: Member

Dr. Baban U. Rindhe: Member

Dr. Mrs. Nair: Member

Dr. Nalbarwar: Member

Dr. Sudhakar Mande: Member

Dr. S. D. Deshmukh: Member

Program Structure for Third Year Engineering

Semester V & VI

UNIVERSITY OF MUMBAI

(With Effect from 2021-2022)

Semester V

| Course Code | Course Name | Teaching Scheme (Contact Hours) | | | Credits Assigned | | | |
|--------------|--|---------------------------------|-----------------|----------|------------------|-----------|----------|-----------|
| | | Theory | Pract. | Tut. | Theory | Pract. | Tut. | Total |
| ECC501 | Digital Communication | 3 | -- | -- | 3 | -- | -- | 3 |
| ECC502 | Discrete Time Signal Processing | 3 | -- | -- | 3 | -- | -- | 3 |
| ECC503 | Digital VLSI | 3 | -- | -- | 3 | -- | -- | 3 |
| ECC504 | Random Signal Analysis | 3 | -- | 1 | 3 | -- | 1 | 4 |
| ECCDLO 501X | Department Optional Course-1 | 3 | -- | -- | 3 | -- | -- | 3 |
| ECL501 | Digital Communication Lab | -- | 2 | -- | -- | 1 | -- | 1 |
| ECL502 | Discrete Time Signal Processing Lab | -- | 2 | -- | -- | 1 | -- | 1 |
| ECL503 | Digital VLSI Lab | -- | 2 | -- | -- | 1 | -- | 1 |
| ECL504 | Professional Communication & Ethics - II | -- | 2*+2~ | -- | -- | 2 | -- | 2 |
| ECM501 | Mini Project 2A- Embedded System Project | -- | 4 ^{\$} | -- | -- | 2 | -- | 2 |
| Total | | 15 | 14 | 1 | 15 | 07 | 1 | 23 |

* Theory should be conducted for the full class.

~ Batch-wise practical's to be conducted

\$ Indicates work load of a learner (Not Faculty) for Mini Project 2A. Faculty Load: 1 hour per week per four groups.

| Course Code | Course Name | Examination Scheme | | | | | | | Total |
|--------------|--|---------------------|-----------|------------|---------------|-------------------------|------------|---------------|------------|
| | | Theory | | | | | Term Work | Pract. & oral | |
| | | Internal Assessment | | | End Sem. Exam | Exam. Duration (in Hrs) | | | |
| | | Test 1 | Test 2 | Avg. | | | | | |
| ECC501 | Digital Communication | 20 | 20 | 20 | 80 | 3 | -- | -- | 100 |
| ECC502 | Discrete Time Signal Processing | 20 | 20 | 20 | 80 | 3 | -- | -- | 100 |
| ECC503 | Digital VLSI | 20 | 20 | 20 | 80 | 3 | -- | -- | 100 |
| ECC504 | Random Signal Analysis | 20 | 20 | 20 | 80 | 3 | 25 | -- | 125 |
| ECCDLO 501X | Department Level Optional Course-1 | 20 | 20 | 20 | 80 | 3 | -- | -- | 100 |
| ECL501 | Digital Communication Lab | -- | -- | -- | -- | -- | 25 | 25 | 50 |
| ECL502 | Discrete Time Signal Processing Lab | -- | -- | -- | -- | -- | 25 | 25 | 50 |
| ECL503 | Digital VLSI Lab | -- | -- | -- | -- | -- | 25 | 25 | 50 |
| ECL504 | Professional Communication & Ethics-II | -- | -- | -- | -- | -- | 25 | 25 | 50 |
| ECM501 | Mini Project 2A- Embedded System Project | -- | -- | -- | -- | -- | 25 | 25 | 50 |
| Total | | -- | -- | 100 | 400 | -- | 150 | 125 | 775 |

Department Level Optional Course-1

| Course Code | Department Level Optional Course-1 |
|--------------------|---|
| ECCDLO5011 | Digital and IPTV Engineering |
| ECCDLO5012 | Data Compression and Cryptography |
| ECCDLO5013 | IT Infra and Security |
| ECCDLO5014 | Data Structures and Algorithm |
| ECCDLO5015 | Sensor Technology |

Semester VI

| Course Code | Course Name | Teaching Scheme (Contact Hours) | | | Credits Assigned | | | |
|--------------|--|---------------------------------|----------------|-----------|------------------|-----------|-----------|-----------|
| | | Theory | Pract. | Tut. | Theory | Pract. | Tut. | Total |
| ECC601 | Electromagnetics and Antenna | 3 | -- | -- | 3 | -- | -- | 3 |
| ECC602 | Computer Communication Networks | 3 | -- | -- | 3 | -- | -- | 3 |
| ECC603 | Image Processing and Machine Vision | 3 | -- | -- | 3 | -- | -- | 3 |
| ECC604 | Artificial Neural Network and Fuzzy Logic | 3 | -- | -- | 3 | -- | -- | 3 |
| ECCDLO 601X | Department Level Optional Course-2 | 3 | -- | -- | 3 | -- | -- | 3 |
| ECL601 | Electromagnetics and Antenna Lab | -- | 2 | -- | -- | 1 | -- | 1 |
| ECL602 | Computer Communication Networks Lab | -- | 2 | -- | -- | 1 | -- | 1 |
| ECL603 | Image Processing and Machine Vision Lab | -- | 2 | -- | -- | 1 | -- | 1 |
| ECL604 | Skill Lab: Linux and Networking and Server Configuration | -- | 4 | -- | -- | 2 | -- | 2 |
| ECM601 | Mini Project 2B- FPGA based Project | -- | 4 [§] | -- | -- | 2 | -- | 2 |
| Total | | 15 | 14 | -- | 15 | 07 | -- | 22 |

§ Indicates work load of a learner (Not Faculty) for Mini Project 2B. Faculty Load: 1 hour per week per four groups.

| Course Code | Course Name | Examination Scheme | | | | | | | |
|--------------|--|---------------------|-----------|------------|----------------|-------------------------|------------|---------------|------------|
| | | Theory | | | | | Term Work | Pract. & oral | Total |
| | | Internal Assessment | | | End Sem. Exam. | Exam. Duration (in Hrs) | | | |
| | | Test 1 | Test 2 | Avg. | | | | | |
| ECC601 | Electromagnetics and Antenna | 20 | 20 | 20 | 80 | 3 | -- | -- | 100 |
| ECC602 | Computer Communication Networks | 20 | 20 | 20 | 80 | 3 | -- | -- | 100 |
| ECC603 | Image Processing and Machine Vision | 20 | 20 | 20 | 80 | 3 | -- | -- | 100 |
| ECC604 | Artificial Neural Network and Fuzzy Logic | 20 | 20 | 20 | 80 | 3 | -- | -- | 100 |
| ECCDLO 601X | Department Level Optional Course-2 | 20 | 20 | 20 | 80 | 3 | -- | -- | 100 |
| ECL601 | Electromagnetics and Antenna Lab | -- | -- | -- | -- | -- | 25 | 25 | 50 |
| ECL602 | Computer Communication Networks Lab | -- | -- | -- | -- | -- | 25 | 25 | 50 |
| ECL603 | Image Processing and Machine Vision Lab | -- | -- | -- | -- | -- | 25 | 25 | 50 |
| ECL604 | Skill Lab: Linux and Networking and Server Configuration | -- | -- | -- | -- | -- | 25 | 25 | 50 |
| ECM601 | Mini Project 2B- FPGA based Project | -- | -- | -- | -- | -- | 25 | 25 | 50 |
| Total | | -- | -- | 100 | 400 | -- | 125 | 125 | 750 |

Department Level Optional Course-2

| Course Code | Department Level Optional Course-2 |
|-------------|--|
| ECCDLO6011 | Mixed Signal VLSI |
| ECCDLO6012 | Computer Organization and Architecture |
| ECCDLO6013 | Digital Forensic |
| ECCDLO6014 | Database Management System |
| ECCDLO6015 | IoT and Industry 4.0 |
| ECCDLO6016 | Radar Engineering |

| Course Code | Course Name | Teaching Scheme (Contact Hours) | | | Credits Assigned | | | |
|-------------|-----------------------|---------------------------------|-----------|----------|------------------|-----------|----------|-------|
| | | Theory | Practical | Tutorial | Theory | Practical | Tutorial | Total |
| ECC501 | Digital communication | 03 | -- | -- | 03 | -- | -- | 03 |

| Course Code | Course Name | Examination Scheme | | | | | | | | |
|-------------|-----------------------|---------------------|-------|------|----------------|----|----------------------|-----------|--------------------|-------|
| | | Theory Marks | | | | | Exam Duration (Hrs.) | Term Work | Practical and Oral | Total |
| | | Internal Assessment | | | End Sem. Exam. | | | | | |
| | | Test1 | Test2 | Avg. | | | | | | |
| ECC501 | Digital communication | 20 | 20 | 20 | 80 | 03 | -- | -- | 100 | |

Course Pre-requisite:

ECC401 - Engineering Mathematics-IV
ECC404 - Signals and Systems
ECC405 - Principles of Communication Engineering

Course Objectives:

1. To describe the basics of information theory and source coding.
2. To illustrate various error control codes.
3. To describe baseband system.
4. To learn different digital modulation and demodulation techniques

Course Outcomes:

After successful completion of the course student will be able to:

1. Apply the concepts of information theory in source coding.
2. Compare different error control systems and apply various error detection codes.
3. Analyze different error correction codes.
4. Compare various baseband transmission methods for digital signals.
5. Evaluate the performance of optimum baseband detection in the presence of white noise.
6. Compare the performances of different digital modulation techniques

| Module No. | Unit No. | Topics | Hrs. |
|------------|------------|--|-----------|
| 1.0 | | Information Theory and Source Codes | 05 |
| | 1.1 | Block diagram of digital communication system, Information content of a source symbol, Source entropy, Average information rate, AWGN channel, and Shannon-Hartley channel capacity theorem. | 03 |
| | 1.2 | Introduction of source code, Huffman code, Shannon-Fano code. | 02 |
| 2.0 | | Error Control System and Error Detection Codes | 03 |
| | 2.1 | Introduction of error control system, Automatic Retransmission Query (ARQ) system, Types of ARQ systems and comparison, Forward error correction (FEC) system. Comparison between FEC and ARQ. | 01 |
| | 2.2 | Error detection codes: Vertical Redundancy Check (VRC) code, Longitudinal Redundancy Check (VRC) code, Cyclic Redundancy Check (CRC) code and Checksum code. | 02 |
| 3.0 | | Error Correction Codes | 10 |
| | 3.1 | Linear block code: Code generation, calculation of minimum Hamming distance, error detection capability, error correction capability, implementation of encoder, error detection, syndrome table, error correction and implementation of decoder. | 03 |
| | 3.2 | Cyclic code: Code generation, calculation of minimum Hamming distance, error detection capability, error correction capability, implementation of encoder, error detection, syndrome table, error correction and implementation of decoder. | 03 |
| | 3.3 | Convolutional code: Generation, path responses, encoder, state transition table, state diagram, tree diagram, trellis diagram, decoding using Viterbi's algorithm. | 04 |
| 4.0 | | Baseband Transmission | 05 |
| | 4.1 | Block diagram of baseband transmitter-receiver system, Line codes (RZ and NRZ UniPolar formats, RZ and NRZ Polar formats, NRZ Bipolar format (AMI format), NRZ Manchester format, and Quaternary Polar format). Comparison of line codes with respect to bandwidth, power requirement, synchronization capability, DC level, polarity inversion error and complexity. Power spectral density and spectrum of NRZ Unipolar and Polar formats. | 03 |
| | 4.2 | Inter Symbol Interference (ISI), Inter Channel Interference (ICI). Nyquist criterion for distortionless baseband binary transmission, Nyquist bandwidth and practical bandwidth. | 02 |
| 5.0 | | Optimum Detection of Baseband Signal | 04 |
| | 5.1 | Matched filter, Output SNR, Transfer function, Impulse response and Error probability. Integrate and dump receiver, Correlator receiver. | 04 |
| 6.0 | | Digital Modulations | 12 |
| | 6.1 | Generation, Detection, Error probability (using signal space representation and Euclidean distance), Bandwidth (using PSD and spectrum except for MSK) and applications of the following modulations: Binary ASK, Binary PSK, Quadrature PSK, Off-Set QPSK, M-ary PSK, Binary FSK, M-ary FSK, 16-ary QASK and MSK. | 12 |
| | | Total | 39 |

Text Books:

- 1.H. Taub, D. Schilling, and G. Saha-Principles of Communication Systems, Tata Mc- Graw Hill, New Delhi, Third Edition, 2012.
2. Lathi B P, and Ding Z-Modern Digital and Analog Communication Systems, Oxford University Press, Fourth Edition, 2017.
3. Haykin Simon-Digital Communications, John Wiley and Sons, New Delhi, Fourth Edition, 2014.
4. John G. Proakis-Digital Communications, McGraw-Hill, Fourth Edition

Reference Books:

1. Sklar B, and Ray P. K.-Digital Communication: Fundamentals and applications, Pearson,Dorling Kindersley (India), Delhi, Second Edition, 2009.
2. T L Singal-Analog and Digital Communication, Tata Mc-Graw Hill, New Delhi, First Edition,2012.
3. P Ramakrishna Rao-Digital Communication, Tata Mc-Graw Hill, New Delhi, First Edition,2011.
4. K. Sam Shanmugam-Digital and analog communication Systems, John Wiley and sons.
5. Upamanyu Madhow- Fundamentals of Digital Communication- Cambridge University Press
6. W.C. Huffman, Vera Pless- Fundamentals of Error Correcting Codes, Cambridge University Press
7. Graham Wade-Coding Techniques, Palgrave, New York

NPTEL / Swayam Course:

1. <https://nptel.ac.in/courses/108/101/108101113/>
2. <https://nptel.ac.in/courses/108/102/108102096/>
3. <https://nptel.ac.in/courses/108/102/108102120/>

Internal Assessment (20-Marks):

Internal Assessment (IA) consists of two class tests of 20 marks each. IA-1 is to be conducted on approximately 40% of the syllabus completed and IA-2 will be based on remaining contents (approximately 40% syllabus but excluding contents covered in IA-I). Duration of each test shall be one hour. Average of the two tests will be considered as IA marks.

End Semester Examination (80-Marks):

Weightage to each of the modules in end-semester examination will be proportional to number of respective lecture hours mentioned in the curriculum.

1. Question paper will comprise of **total 06** questions, each carrying **20 marks**.
2. **Question No: 01** will be **compulsory** and based on entire syllabus wherein 4 to 5 sub-questions will be asked.
3. Remaining questions will be mixed in nature and randomly selected from all the modules.
4. Weightage of each module will be proportional to number of respective lecture hours as mentioned in the syllabus.
5. **Total 04 questions** need to be solved.

| Course Code | Course Name | Teaching Scheme (Contact Hours) | | | Credits Assigned | | | |
|-------------|---------------------------------|---------------------------------|-----------|----------|------------------|-----------|----------|-------|
| | | Theory | Practical | Tutorial | Theory | Practical | Tutorial | Total |
| ECC502 | Discrete-Time Signal Processing | 03 | -- | -- | 03 | -- | -- | 03 |

| Course Code | Course Name | Examination Scheme | | | | | | | |
|-------------|---------------------------------|---------------------|-------|------|----------------|----------------------|-----------|--------------------|-------|
| | | Theory Marks | | | | Exam Duration (Hrs.) | Term Work | Practical and Oral | Total |
| | | Internal Assessment | | | End Sem. Exam. | | | | |
| | | Test1 | Test2 | Avg. | | | | | |
| ECC502 | Discrete-Time Signal Processing | 20 | 20 | 20 | 80 | 03 | -- | -- | 100 |

Course Pre-requisite:

ECC404 Signals & Systems

Course Objectives:

1. To develop a thorough understanding of discrete Fourier transform and its use in spectral analysis and frequency domain filter designing.
2. To design and realize IIR filters and FIR filters, gain an appreciation for the tradeoffs necessary in the filter design and to evaluate the effects of finite word lengths on the filters.
3. To introduce applications of digital signal processing in the field of biomedical and audio signal processing.

Course Outcomes:

After successful completion of the course student will be able to:

1. Recall the system representations and understand the relation between different transforms.
2. Understand the concepts of discrete-time Fourier transform, fast Fourier transform and apply in system analysis.
3. Design digital IIR and FIR filters to satisfy the given specifications and evaluate the frequency response and pole-zero representations to choose a particular filter for the given application.
4. Interpret the different realization structures of Digital IIR and FIR filters.
5. Analyze the impact of hardware limitations on the performance of digital filters.
6. Apply signal processing concepts, algorithms in applications related to the field of biomedical and audio signal processing.

| Module No. | Unit No. | Topics | Hrs. |
|------------|------------|---|-----------|
| 1.0 | | Discrete Fourier Transform & Fast Fourier Transform | 08 |
| | 1.1 | Discrete Fourier transform (DFT), DFT as a linear transformation, Properties of the DFT, Relationship of the DFT to other transforms, Filtering of long data sequences: Overlap-Save and Overlap-Add Method | 05 |
| | 1.2 | Fast Fourier Transform: Radix-2 Fast Fourier Transforms (FFT), Radix-2 decimation in time and decimation in frequency FFT algorithms, Inverse FFT | 03 |
| 2.0 | | IIR Digital filters | 08 |
| | 2.1 | LTI systems as frequency-selective filters like low pass, high pass, band pass, notch, comb, all-pass filters, and digital resonators, Analog filter approximations: Butterworth, Chebyshev I, Elliptic | 03 |
| | 2.2 | Mapping from s-plane to the z-plane - impulse invariant and bilinear transformation, Design of IIR digital filters (Butterworth and Chebyshev-I) from analog filters using impulse invariant and bilinear transformation techniques, Analog and digital frequency transformations | 05 |
| 3.0 | | FIR Digital Filters | 09 |
| | 3.1 | Characteristics of linear phase FIR digital filters, Symmetric and antisymmetric FIR filter, Location of the zeros of linear phase FIR filters, Minimum, maximum and mixed phase systems | 04 |
| | 3.2 | Design of FIR filters using Window techniques (Rectangular, Hamming, Hanning, Blackman, Bartlett), Design of FIR filters using Frequency Sampling Technique – Type I low pass filter design, Comparison of IIR and FIR filters | 05 |
| 4.0 | | Digital Filter Structures | 05 |
| | 4.1 | Realization structures for FIR systems: Cascade form, Frequency sampling structure, Lattice structure, Computational complexities for N length filter | 02 |
| | 4.2 | Realization structures for IIR systems: Cascade form and parallel form structures, Lattice Ladder structure, Computational complexities for N order filter | 03 |
| 5.0 | | Finite Word Length Effects in Digital Filters | 05 |
| | 4.1 | Rounding and truncation errors, Quantization error, Output noise power from a digital system | 02 |
| | 4.2 | Product quantization, Noise model for direct form and cascaded IIR structure (first order), Coefficient quantization error and zero input limit cycle | 03 |
| 6.0 | | Applications of Digital Signal Processing | 04 |
| | 6.1 | Application of DSP for ECG and EEG signals analysis. | 02 |
| | 6.2 | Application of DSP for echo cancellation and sub-band coding of speech signal | 02 |
| | | Total | 39 |

Text Books:

1. Proakis J., Manolakis D., "*Digital Signal Processing*", 4th Edition, Pearson Education.
2. Emmanuel C. Ifeachor, Barrie W. Jervis, "Digital Signal Processing", A Practical Approach", Pearson Education
3. A Nagoor Kani "Digital Signal Processing", 2nd Edition. Tata Mc Graw Hill Education Private Limited

Reference books

1. Sanjit K. Mitra, "Digital Signal Processing – A Computer Based Approach ", 4th Edition McGraw Hill Education (India) Private Limited, 2013
2. Oppenheim A., Schafer R., Buck J., "Discrete Time Signal Processing", 2nd Edition, Pearson Education, 3rd Edition, 2010
3. L. R. Rabiner and B. Gold, "Theory and Applications of Digital Signal Processing", Prentice-Hall of India, 2006.
4. S Salivahan, C Gnanapriya, "Digital Signal Processing", Mc Graw Hill Education (India) limited, 4th Edition, 2015
5. Monson H Hayes, "Digital Signal Processing", Schaum's Outline Series, 2nd Edition, 2011
6. Rangaraj M. Rangayyan, "Biomedical Signal Analysis- A Case Study Approach", Wiley 2002.

NPTEL/ Swayam Course:

1. Course: Digital Signal Processing By Prof. S.C Dutta Roy, IIT Delhi
<http://www.nptelvideos.in/2012/12/digital-signal-processing.html>
2. Course: Digital Signal Processing By Prof. V. M. Gadre , IIT Bombay
<https://nptel.ac.in/courses/108/101/108101174/>
3. Course: Digital Signal Processing By Prof. T. K. Basu , IIT Kharagpur
<https://nptel.ac.in/courses/108/105/108105055/>

Internal Assessment (20-Marks):

Internal Assessment (IA) consists of two class tests of 20 marks each. IA-1 is to be conducted on approximately 40% of the syllabus and IA-2 will be based on remaining contents (approximately 40% syllabus but excluding contents covered in IA-I). Duration of each test shall be one hour. Average of the two tests will be considered as IA marks.

End Semester Examination (80-Marks):

Weightage to each of the modules in end-semester examination will be proportional to number of respective lecture hours mentioned in the curriculum.

1. Question paper will comprise of **total 06** questions, each carrying **20 marks**.
2. **Question No: 01** will be **compulsory** and based on entire syllabus wherein 4 to 5 sub-questions will be asked.
3. Remaining questions will be mixed in nature and randomly selected from all the modules.
4. **Total 04 questions** need to be attempted.

| Course Code | Course Name | Teaching Scheme (Contact Hours) | | | Credits Assigned | | | |
|-------------|--------------|------------------------------------|-----------|----------|------------------|-----------|----------|-------|
| | | Theory | Practical | Tutorial | Theory | Practical | Tutorial | Total |
| ECC503 | Digital VLSI | 03 | -- | -- | 03 | -- | -- | 03 |

| Course Code | Course Name | Examination Scheme | | | | | | | | |
|-------------|--------------|---------------------|----|----|-------------------|----|-------------------------|-----------|--------------------|-------|
| | | Theory Marks | | | | | Exam Duration (Hrs.) | Term Work | Practical and Oral | Total |
| | | Internal Assessment | | | End Sem. Exam. | | | | | |
| Test1 | Test2 | Avg. | | | | | | | | |
| ECC503 | Digital VLSI | 20 | 20 | 20 | 80 | 03 | -- | -- | 100 | |

Course Pre-requisite:

ECC302 – Electronic Devices and Circuits
ECC303 – Digital System Design
ECC403 – Linear Integrated Circuits

Course Objectives:

1. To introduce process flow of VLSI Design.
2. To understand MOSFET operation from VLSI design perspective.
3. To learn VLSI design performance metric and various tradeoffs.
4. To design, implement and verify combinational and sequential logic circuits using various MOS design styles.
5. To provides an exposure to RTL design and programming

Course Outcomes:

After successful completion of the course student will be able to:

1. Know various tools and processes used in VLSI Design.
2. Explain working of various CMOS combinational and sequential circuits used in VLSI Design.
3. Derive expressions for performance parameters of basic building blocks like CMOS inverter.
4. Relate performance parameters with design parameters of VLSI circuits.
5. Select suitable circuit and design style for given application.
6. Design and realize various combinational and sequential circuits for given specifications.

| Module No. | Unit No. | Topics | Hrs. |
|--------------|------------|--|-----------|
| 1.0 | | Review of MOSFET operation and Fabrication | 08 |
| | 1.1 | Overview of VLSI Design Flow, Review of MOSFET operation, MOSFET Capacitances, MOSFET scaling, Short channel effects | 03 |
| | 1.2 | Fabrication process flow of NMOS and CMOS, Lambda based design rules | 03 |
| | 1.3 | Novel MOSFET Architectures FinFET, GAA-FET, CNTFET | 02 |
| 2.0 | | Combinational CMOS Logic Circuits | 06 |
| | 2.1 | CMOS inverter operation, Voltage Transfer characteristics (VTC), Noise Margins, Propagation Delay, Power Dissipation, Design of CMOS Inverter, Layout of CMOS Inverter | 03 |
| | 2.2 | Realization of CMOS NAND gate, NOR gate, Complex CMOS Logic Circuits, Layout of CMOS NAND, NOR and complex CMOS circuits | 03 |
| 3.0 | | MOS Design Logic Styles | 09 |
| | 3.1 | Static CMOS, Pass Transistor Logic, Transmission Gate, Pseudo NMOS, Dynamic Logic, Domino Logic, NORA, Zipper, C ² MOS | 04 |
| | 3.2 | Setup time, Hold time, clocked CMOS SR Latch, CMOS JK Latch, MS –JK Flip Flop, Edge triggered D-Flip Flop and realization using design styles | 03 |
| | 3.3 | Realization of Shift Register, MUX, Decoder using above design styles ,1-bit full adder | 02 |
| 4.0 | | Semiconductor Memories | 06 |
| | 4.1 | ROM array, 6T-SRAM (operation, design strategy, leakage currents, sense amplifier), layout of SRAM | 03 |
| | 4.2 | Operation of 1T and 3T DRAM Cell, NAND and NOR flash memory | 03 |
| 5.0 | | Data path and system design issues | 06 |
| | 5.1 | Ripple carry adder, CLA adder, carry save adder, carry select adder, carry skip adder, Array Multiplier | 04 |
| | 5.2 | On chip clock generation and distribution, Interconnect delay model, interconnect scaling and crosstalk | 02 |
| 6.0 | | RTL Design | 04 |
| | 6.1 | High Level state machines, RTL design process | 02 |
| | 6.2 | RTL design of Soda dispenser machine, FIR Filter | 02 |
| Total | | | 39 |

Text Books:

1. Sung-Mo Kang and Yusuf Leblebici, “*CMOS Digital Integrated Circuits Analysis and Design*”, Tata McGraw Hill, 3rd Edition, 2012.
2. Jan M. Rabaey, Anantha Chandrakasan and Borivoje Nikolic, “*Digital Integrated Circuits: A Design Perspective*”, Pearson Education, 2nd Edition.
3. Frank Vahid, “*Digital Design with RTL design, VHDL and VERILOG*”, John Wiley and Sons Publisher 2011.

Reference Books:

1. Neil H. E. Weste, David Harris and Ayan Banerjee, —*CMOS VLSI Design: A Circuits and Systems Perspective*, Pearson Education, 3rd Edition.
2. John P. Uyemura, “*Introduction to VLSI Circuits and Systems*”, Wiley, Student Edition, 2013.
3. R. Jacob Baker, “*CMOS Circuit Design, Layout and Simulation*”, Wiley, 2nd Edition, 2013

NPTEL / Swayam Course:

1. <https://nptel.ac.in/courses/117/101/117101058/>
2. <https://nptel.ac.in/courses/108/107/108107129/>

Internal Assessment (20-Marks):

Internal Assessment (IA) consists of two class tests of 20 marks each. IA-1 is to be conducted on completion of approximately 40% of the syllabus and IA-2 will be based on remaining contents (approximately 40% syllabus but excluding contents covered in IA-I). Duration of each test shall be one hour. Average of the two tests will be considered as IA marks.

End Semester Examination (80-Marks):

Weightage to each of the modules in end-semester examination will be proportional to number of respective lecture hours mentioned in the curriculum.

1. Question paper will comprise of **total 06** questions, each carrying **20 marks**.
2. **Question No: 01** will be **compulsory** and based on entire syllabus wherein 4 to 5 sub-questions will be asked.
3. Remaining questions will be mixed in nature and randomly selected from all the modules.
4. Weightage of each module will be proportional to number of respective lecture hours as mentioned in the syllabus.
5. **Total 04 questions** need to be solved.

| Course Code | Course Name | Teaching Scheme (Contact Hours) | | | Credits Assigned | | | |
|-------------|------------------------|------------------------------------|-----------|----------|------------------|-----------|----------|-------|
| | | Theory | Practical | Tutorial | Theory | Practical | Tutorial | Total |
| ECC504 | Random Signal Analysis | 03 | -- | 01 | 03 | -- | 01 | 04 |

| Course Code | Course Name | Examination Scheme | | | | | | | |
|-------------|------------------------|---------------------|-------|------|-------------------|-------------------------|-----------|--------------------|-------|
| | | Theory Marks | | | | Exam Duration (Hrs.) | Term Work | Practical and Oral | Total |
| | | Internal Assessment | | | End Sem. Exam. | | | | |
| | | Test1 | Test2 | Avg. | | | | | |
| ECC504 | Random Signal Analysis | 20 | 20 | 20 | 80 | 03 | 25 | -- | 125 |

Course Pre-requisite:

ECC401- Engineering Mathematics IV
ECC404 - Signals and Systems

Course Objectives:

1. To strengthen the foundations of probability
2. To teach continuous and discrete random variables.
3. To explain statistical behavior of one dimensional and two dimensional random variables.
4. To describe the concept of random process which is essential for random signals and systems encountered in Communications and statistical learning.
5. To develop problem solving skills and explain how to make the transition from a real world problem to a probabilistic model.

Course Outcomes:

After successful completion of the course student will be able to:

1. Apply theory of probability in identifying and solving relevant problems.
2. Differentiate continuous and discrete random variables and their distributions.
3. Analyze mean, variance, and distribution function of random variables and functions of random variables.
4. Define a random process, determine the type of the process and find the response of LTI system for WSS process.
5. Explain linear regression algorithms and apply for predictive applications.

| Module No. | Unit No. | Topics | Hrs. |
|------------|----------|--|-----------|
| 1.0 | | Basic Concepts in Probability | 04 |
| | 1.1 | Definitions of probability, joint, conditional, and total probability, Bayes' theorem, independence of events, binary symmetric communication channel analysis using Bayes' theorem. | |
| 2.0 | | Introduction to Random Variables | 08 |
| | 2.1 | Continuous, discrete, and mixed random variables, probability density function, probability distribution function, and probability mass function, properties of PDF and CDF | |
| | 2.2 | Special distributions- Binomial, Poisson, Uniform, Gaussian and Rayleigh Distributions Mean, variance and moments of random variables | |
| 3.0 | | Operations on One Random Variable | 08 |
| | 3.1 | Function of a random variable and their distribution and density functions. | |
| | 3.2 | Expectation, variance, moments, and characteristic function of random variable. | |
| | 3.3 | Transformation of a random variable, Markov and Chebyshev inequality, characteristic functions, moment theorem. | |
| 4.0 | | Multiple Random Variables and Convergence | 08 |
| | 4.1 | Pairs of random variables, joint CDF and joint PDF. | |
| | 4.2 | One function of two random variables; joint moments, covariance and correlation-independent, uncorrelated and orthogonal random variables. | |
| | 4.3 | Central limit theorem and its significance | |
| 5.0 | | Random Processes | 06 |
| | 5.1 | Definitions, statistics of stochastic processes, n^{th} order distribution, second-order properties: mean and autocorrelation, Poisson process, normal processes, SSS, WSS. | |
| | 5.2 | Mean and correlation ergodic processes, transmission of WSS through LTI system, introduction to Markov process. | |
| 6.0 | | Introduction to Statistical Learning and Applications | 05 |
| | 6.1 | Regression and model building, simple linear regression, multiple linear regression, least square estimation of the coefficients, residual calculations. | |
| | 6.2 | Applications of simple linear regression in prediction of new observations. | |
| | | Total | 39 |

Text Books:

1. T. Veerarajan, "Probability, Statistics and Random Process", Tata McGraw Hill Education, Third Edition (2018).
2. Athanasios Papoulis and S. Unnikrishna Pillai, "Probability, Random Variables, and Stochastic Processes", Tata McGraw Hill Education
3. Henry Stark & John Woods, "Probability, Statistics, and Random Processes for Engineers, 4th Edition, Pearson Education, 2012

4. Douglas C. Montgomery, Elizabeth A. Peck and G. Geoffrey Vining, "Introduction to linear regression Analysis", student edition, Wiley publications.

Reference Books

1. Scott Miller and Donald Childers, "Probability and Random Processes with Applications to Signal Processing and Communications", Elsevier Publication.
2. Hwei Hsu, "Theory and Problems of Probability, Random Variables, and Random Processes", Schaum's Outline Series, McGraw Hill, 1997.
3. P. Ramesh Babu, "Probability Theory and Random Process", Tata McGraw Hill Education.
4. Alberto Leon Garcia, "Probability and Random Processes for Electrical Engineering", second edition, Pearson education.
5. Daniela Witten, Trevor Hastie, Robert Tibshirani, "An Introduction to Statistical Learning by Gareth James", 7th Edition, Springer 2017.
6. Ronald Walpole, et. al., "Probability and Statistics for Engineers and Scientists", 8th edition, Pearson Education.
7. P. Kousalya, "Probability, Statistics, and Random Processes", Pearson Education.

NPTEL / Swayam Course:

1. Introduction to probability and Statistics, Prof. G. Srinivasan (IIT Madras);
https://onlinecourses.nptel.ac.in/noc21_ma01/preview
2. Probability and Probability Distributions By Dr. P.Nagesh:
https://onlinecourses.swayam2.ac.in/cec21_ma02/preview

Internal Assessment (20-Marks):

Internal Assessment (IA) consists of two class tests of 20 marks each. IA-1 is to be conducted on approximately 40% of the syllabus completed and IA-2 will be based on remaining contents (approximately 40% syllabus but excluding contents covered in IA-I). Duration of each test shall be one hour. Average of the two tests will be considered as IA marks.

End Semester Examination (80-Marks):

Weightage to each of the modules in end-semester examination will be proportional to number of respective lecture hours mentioned in the curriculum.

1. Question paper will comprise of **total 06** questions, each carrying **20 marks**.
2. **Question No: 01** will be **compulsory** and based on entire syllabus wherein 4 to 5 sub-questions will be asked.
3. Remaining questions will be mixed in nature and randomly selected from all the modules.
4. Weightage of each module will be proportional to number of respective lecture hours as mentioned in the syllabus.
5. **Total 04 questions** need to be solved.

Term Work (25-Marks):

At least 08 Tutorials covering entire syllabus must be given during the "Class Wise Tutorial". Term work assessment must be based on the overall performance of the student with every tutorial graded from time to time. The grades will be converted to marks as per "Credit and Grading System" manual and should be added and averaged. Based on above scheme grading and term work assessment should be done.

| Course Code | Course Name | Teaching Scheme (Contact Hours) | | | Credits Assigned | | | |
|-------------|-------------------------------|---------------------------------|-----------|----------|------------------|-----------|----------|-------|
| | | Theory | Practical | Tutorial | Theory | Practical | Tutorial | Total |
| ECCDLO 5011 | Digital and IP TV Engineering | 03 | -- | -- | 03 | -- | -- | 03 |

| Subject Code | Subject Name | Examination Scheme | | | | | | | |
|--------------|-------------------------------|---------------------|--------|------|---------------|----------------------|-----------|--------------------|-------|
| | | Theory Marks | | | | Exam Duration (Hrs.) | Term work | Practical and Oral | Total |
| | | Internal assessment | | | End Sem. Exam | | | | |
| | | Test1 | Test 2 | Avg. | | | | | |
| ECCDLO 5011 | Digital and IP TV Engineering | 20 | 20 | 20 | 80 | 03 | -- | -- | 100 |

Prerequisite:

1. Basics of various Television standards and operation
2. TCP/IP Protocol
3. Basics of conventional video camera and standards

Course Objectives:

1. To provide in depth knowledge about Digital Television system
2. To familiarize students' various types of advanced types of Video cameras and Displays
3. To introduce the students to different television standards and applications
4. Acquaintance with HDTV and 3D TV system
5. To familiarize the students to IPTV, Its architecture, Protocols and hardware
6. To Introduce students to IP delivery networks, threats and mitigation

Course Outcomes:

After successful completion of the course student will be able to:

- 1) Understand the working principles of advanced digital television systems.
- 2) Enable to choose or develop an appropriate camcorder and displays based on applications.
- 3) Familiar with current digital TV standards.
- 4) Evaluate the Stereoscopic images and binocular depth perception.
- 5) Acquire knowledge of IPTV and develop hardware and protocols.
- 6) Ability to provide customized IPTV services to end user.

| Module No | Unit No | Topics | Hrs |
|------------------|----------------|---|------------|
| 1 | | Fundamentals of Digital Television | 7 |
| | 1.1 | Fundamentals of colour television, Compatibility, and reverse compatibility, colour perception, Three colour theory, luminance, hue and saturation. Interlaced scanning, Composite video signal | |
| | 1.1 | Introduction to Digital TV, Digital TV signals and parameters | |
| | 1.2 | Digital TV transmitter and Receiver its merits and demerits | |
| | 1.3 | MAC Signals and advanced MAC Signal Transmission | |
| | 1.4 | Digitization, Chroma sub sampling, Digital audio compression techniques and video compression techniques MPEG1,MPEG2,H.264,MPEG- 4,AVC,H.265, SMPTE 421M, | |
| | 1.5 | Set Top Box with recording | |
| 2 | | Digital Video Cameras, Displays and Streaming media device | 5 |
| | 2.1 | Colour TV Digital cameras, Camcorders, Handycams, and Digicams | |
| | 2.2 | LED, LCD, OLED, PLASMA, Quantum Dot LED Displays | |
| | 2.3 | Chromecast | |
| | 2.4 | Consumer applications: DVD, Blue ray DVD | |
| 3 | | Digital TV standards and advanced TV | 8 |
| | 3.1 | DVB-T, and its successors | |
| | 3.2 | ISDB -T | |
| | 3.3 | ATSC | |
| | 3.4 | ISD TV | |
| | 3.5 | DTMB | |
| | 3.6 | Ultra HDTV | |
| | 3.7 | CCTV | |
| | 3.8 | Direct to Home TV(DTH) | |
| | 3.9 | Smart TV and its functions | |
| | 3.10 | 3D TV | |
| 4 | | IPTV | 6 |
| | 4.1 | Introduction to IPTV | |
| | 4.2 | IP TV hardware | |
| | 4.3 | Features of IPTV | |
| | 4.4 | Architecture of IPTV | |
| | 4.5 | Bandwidth requirement | |
| | 4.6 | IPTV Set top Box, Smart TV comparison | |
| 5 | | IP TV Protocols and Applications | 9 |
| | 5.1 | Internet Group Management Protocol (IGMP) | |
| | 5.2 | Real-Time Streaming Protocol (RTSP) | |
| | 5.3 | Real-Time Messaging Protocol (RTMP) | |
| | 5.4 | Hypertext Transfer Protocol (HTTP). | |
| | 5.5 | Applications of IPTV | |

| | | | |
|--------------|-----|--|-----------|
| | 5.6 | IPTV Delivery: Broad cast. Unicast, Multicast | |
| | 5.7 | IPTV Streaming: Time Shifted Stream-On -the- fly streaming | |
| | 5.8 | experimental framework used for evaluating the classification algorithm | |
| | 5.9 | Experimental framework for evaluating the classification algorithm (Self learning) Configuring IPTV to android phone, Tablet, Television and Computer(Self Learning) | |
| 6 | | IPTV Network Security: Threats and Countermeasures | 4 |
| | 6.1 | Threats on IPTV Delivery Networks, Theft or Abuse of Network Assets, Theft of Service, Theft of IPTV-Related Data, Disruption of Service, Privacy Breach, Compromise of Platform Integrity | |
| | 6.2 | Security Issues of IPTV Delivery Networks: Protocols Vulnerabilities, Countering the threats | |
| | 6.3 | Advantages and disadvantages of IPTV | |
| | 6.4 | Future of IPTV | |
| Total | | | 39 |

Textbooks:

1. Television and video Engineering, A. M. Dhake, Tata McGraw Hill Publication.
2. Video Demystified, Kelth jack, Hand book for digital engineers, Newness, Elsevier
3. Digital Television Systems. Marcelo S. Alencar, Cambridge University Press
4. Understanding IPTV, Gilbert Held, CRC Press

Reference Books:

1. The digital evolution of Television, D. Gerbarg, Springer
2. Applications and Usability of interactive TV, Maris Jos Abisolo, Springer
3. IPTV Delivery network, Suliman Mohamed Fati, Saiful Azad, Al-Sakib Khan Pathan, Wiley Publications
4. Television Engineering & Video Systems, R. G. Gupta, McGraw Hill Publication
5. Quantum dot based light emitting diodes, Morteza Sasani Ghamsari, Google book

Internal Assessment (20-Marks):

Internal Assessment (IA) consists of two class tests of 20 marks each. IA-1 is to be conducted on approximately 40% of the syllabus completed and IA-2 will be based on remaining contents (approximately 40% syllabus but excluding contents covered in IA-I). Duration of each test shall be one hour. Average of the two tests will be considered as IA marks.

End Semester Examination (80-Marks):

Weightage to each of the modules in end-semester examination will be proportional to number of respective lecture hours mentioned in the curriculum.

1. Question paper will comprise of **total 06** questions, each carrying **20 marks**.
2. **Question No: 01** will be **compulsory** and based on entire syllabus wherein 4 to 5 sub-questions will be asked.
3. Remaining questions will be mixed in nature and randomly selected from all the modules.
4. Weightage of each module will be proportional to number of respective lecture hours as mentioned in the syllabus.
5. **Total 04 questions** need to be solved.

| Course Code | Course Name | Teaching Scheme (Hrs.) | | | Credits Assigned | | | |
|-------------|-----------------------------------|------------------------|-----------|----------|------------------|-----------|----------|-------|
| | | Theory | Practical | Tutorial | Theory | Practical | Tutorial | Total |
| ECCDL O5012 | Data Compression and Cryptography | 03 | -- | -- | 03 | -- | -- | 03 |

| Course Code | Course Name | Examination Scheme | | | | | | | | |
|-------------|-----------------------------------|---------------------|--------|---------------------------|---------------|----|-------------------------|-----------|--------------------|-------|
| | | Theory Marks | | | | | Exam. Duration (in Hrs) | Term Work | Practical and Oral | Total |
| | | Internal assessment | | | End Sem. Exam | | | | | |
| | | Test 1 | Test 2 | Avg. Of Test 1 and Test 2 | | | | | | |
| ECCDL O5012 | Data Compression and Cryptography | 20 | 20 | 20 | 80 | 03 | -- | -- | 100 | |

Course Objectives:

1. Gain a fundamental understanding of data compression methods for text, images, video and audio.
2. Understand the concepts of cryptography and different algorithms to provide system security.

Course Outcomes:

After successful completion of the course student will be able to

1. Apply various compression techniques for text and understand image compression and its standards.
2. Select suitable compression techniques for specified lossless and lossy audio and video applications.
3. Compare between symmetric and asymmetric cryptography and also describe different symmetric cryptographic techniques and standards.
4. Apply number theory concepts to solve the cryptographic problems.
5. Analyze different public key cryptography algorithms and also describe methods that provide the goals for integrity, confidentiality and authentication.
6. Describe system security facilities designed to protect a computer system from security threats and also appreciate ethical issues related to system security.

| Module No. | Unit No. | Topics | Hrs. |
|------------|------------|--|-----------|
| 1.0 | | Introduction to Data Compression | 06 |
| | 1.1 | Data compression, modelling and coding, Lossless and Lossy Compression, Arithmetic Coding – Decoding, Dictionary Based Compression, Sliding Window Compression: LZ-77, LZ-78, LZW. | |
| | 1.2 | Image Compression DCT, JPEG, JPEG – LS, Differential Lossless Compression, DPCM, JPEG – 2000 Standards. | |
| 2.0 | | Video and Audio Compression | 06 |
| | 2.1 | Video compression: Motion compensation, temporal and spatial prediction, MPEG-4, H.264 encoder and decoder. | |
| | 2.2 | Sound, Digital Audio, μ -Law and A-Law Companding, MPEG –4 Audio Layer, Advanced Audio Coding (AAC) standard. | |
| 3.0 | | Data Security | 10 |
| | 3.1 | Security Goals, Cryptographic Attacks and Techniques | |
| | 3.2 | Symmetric Key: Substitution Cipher, Transposition Cipher , Stream and Block Cipher | |
| | 3.3 | DES, double DES and triple DES, AES | |
| 4.0 | | Number Theory | 04 |
| | 4.1 | Prime Numbers, Fermat's and Euler's Theorem. | |
| | 4.2 | Chinese Remainder Theorem | |
| 5.0 | | Asymmetric Key Cryptography | 09 |
| | 5.1 | Principles of Public Key Crypto System, RSA, Key Management, Deffie-Hellman Key Exchange. | |
| | 5.2 | Message Integrity, Message Authentication and Hash Functions, SHA, HMAC, Digital Signature Standards. | |
| 6.0 | | System Security | 04 |
| | 6.1 | Intrusion Detection System, Secure Electronic Transactions. | |
| | 6.2 | Firewall Design, Digital Immune systems, Biometric Authentication, Ethical Hacking. | |
| | | Total | 39 |

Textbooks:

1. Khalid Sayood , 3rd Edition, |Introduction to Data Compression|, Morgan Kauffman
2. Mark Nelson, Jean-Loup Gailly,|The Data Compression Book|, 2nd edition, BPB Publications
3. William Stallings ,|Cryptography and Network Security Principles and Practices 5th Edition|, Pearson Education.
4. Behrouz A. Forouzan, |Cryptography and Network Security|, Tata McGraw-Hill.

Reference Books:

1. David Salomon, |Data Compression: The Complete Referencel|, Springer.
2. Matt Bishop, |Computer Security Art and Sciencel|, Addison-Wesley.
3. Bernard Menesez,| Network Security and Cryptography| Delmar Cengage Learning, 7th Edition.

Internal Assessment (20-Marks):

Internal Assessment (IA) consists of two class tests of 20 marks each. IA-1 is to be conducted on approximately 40% of the syllabus completed and IA-2 will be based on remaining contents (approximately 40% syllabus but excluding contents covered in IA-I). Duration of each test shall be one hour. Average of the two tests will be considered as IA marks.

End Semester Examination (80-Marks):

Weightage to each of the modules in end-semester examination will be proportional to number of respective lecture hours mentioned in the curriculum.

1. Question paper will comprise of **total 06** questions, each carrying **20 marks**.
2. **Question No: 01** will be **compulsory** and based on entire syllabus wherein 4 to 5 sub-questions will be asked.
3. Remaining questions will be mixed in nature and randomly selected from all the modules.
4. Weightage of each module will be proportional to number of respective lecture hours as mentioned in the syllabus.
5. **Total 04 questions** need to be solved.

| Subject Code | Subject Name | Teaching Scheme (Hrs.) | | | Credits Assigned | | | |
|--------------|---------------------|------------------------|-----------|----------|------------------|-----------|----------|-------|
| | | Theory | Practical | Tutorial | Theory | Practical | Tutorial | Total |
| ECCDLO 5013 | IT Infra & Security | 03 | -- | -- | 03 | -- | -- | 03 |

| Course Code | Course Name | Examination Scheme | | | | | | | |
|-------------|---------------------|---------------------|-------|------|----------------|----------------------|-----------|--------------------|-------|
| | | Theory Marks | | | | Exam Duration (Hrs.) | Term Work | Practical and Oral | Total |
| | | Internal Assessment | | | End Sem. Exam. | | | | |
| | | Test1 | Test2 | Avg. | | | | | |
| ECCDLO 5013 | IT Infra & Security | 20 | 20 | 20 | 80 | 03 | -- | -- | 100 |

Course prerequisite:

- Principles of Communication

Course Objectives:

1. To introduce basic fundamentals of IT Infrastructure and its Management.
2. To develop underlying principles of infrastructure security.
3. To explore software vulnerabilities and attacks.
4. To introduce the protection mechanisms for operating systems and database security.
5. To explore the security aspects of wireless network infrastructure and protocols.
6. To investigate the different attacks on Web Applications and Web services.

Course Outcomes: Students will be able to:

1. Understand IT Infrastructure and its Management.
2. Understand the concept of Information securities.
3. Summarize the concepts of vulnerabilities, attacks and protection mechanisms.
4. Analyze software vulnerabilities and attacks on databases and operating systems.
5. Explain the need for security protocols in the context of wireless communication.
6. Analyze the different attacks on Open Web Applications and Web services.

| Module No. | Unit No. | Topics | Hrs |
|-------------------|-----------------|--|------------|
| 1.0 | | Overview of Networks and IT Infrastructure | 09 |
| | 1.1 | Overview of OSI and TCP/ IP Networks, introduction to IP Addressing scheme, introduction to Networking Components | |
| | 1.2 | Information Technology, Design Issues of IT Organizations and IT Infrastructure, Information System Design Process, IT Infrastructure Management, Challenges in IT Infrastructure Management, Determining Customers, Requirements, Security controls and safeguards, IT security Plans. | |
| 2.0 | | Introduction to Information Security | 06 |
| | | Cyber-attacks, Vulnerabilities, Defense Strategies and Techniques, Authentication Methods- Password, Token and Biometric, Access Control Policies and Models (DAC, MAC, RBAC, BIBA, Bell La Padula), Authentication and Access Control Services- RADIUS, TACACS, and TACACS+ | |
| 3.0 | | Software Vulnerabilities | 04 |
| | | Buffer overflow, Format String, Cross-Site Scripting, SQL Injection, Malware: Viruses, Worms, Trojans, Logic Bomb, Bots, Rootkits | |
| 4.0 | | Operating System and Database Security | 08 |
| | 4.1 | Introduction operating system security, system security planning, Application security, Linux/ Unix security, Windows, security, Security Maintenance, | |
| | 4.2 | Database Security Requirements, Reliability and Integrity, Sensitive Data, Inference Attacks, Multilevel Database Security | |
| 5.0 | | Wireless Security | 05 |
| | | The need for Wireless Network Security, Attacks on Wireless Networks, Security services, WEP & WPA protocols, Mobile IP, Virtual Private Network (VPN): PPTP, L2TP, IPSec | |
| 6.0 | | Web Security | 07 |
| | | Introduction: Transport Protocol and Data Formats, Web Browser, Threat Model Authenticated Sessions: Cookie Poisoning, Cookies and Privacy, Making Ends Meet Code Origin Policies, Cross-Site Scripting: Cookie Stealing, Defending against XSS, Cross-Site Request Forgery, JavaScript Hijacking | |
| | | Total | 39 |

Text Books:

1. Gupta, "IT Infrastructure & Its Management", First Edition, Tata McGraw-Hill Education.
2. Computer Security Principles and Practice, William Stallings, Sixth Edition, Pearson Education
3. Computer Security, Dieter Gollmann, Third Edition, Wiley Publications.
- 4 Data Communications and Networking, Forouzan, Fourth Edition, Mc Graw Hill Publication
- 5 Wireless Networks, P. Nicopolitidis, M.S. Obaidat, G.I Papadimitriou, A.S Pomportsis, Wiley Publications

Reference Books:

1. Security in Computing, Charles P. Pfleeger, Fifth Edition, Pearson Education
2. CCNA Security Study Guide, Tim Boyle, Wiley Publications
3. Introduction to Computer Security, Matt Bishop, Pearson.

Internal Assessment (20-Marks):

Internal Assessment (IA) consists of two class tests of 20 marks each. IA-1 is to be conducted on approximately 40% of the syllabus and IA-2 will be based on remaining contents (approximately 40% syllabus but excluding contents covered in IA-I). Duration of each test shall be one hour. Average of the two tests will be considered as IA marks.

End Semester Examination (80-Marks):

Weightage to each of the modules in end-semester examination will be proportional to number of respective lecture hours mentioned in the curriculum.

1. Question paper will comprise of **total 06** questions, each carrying **20 marks**.
2. **Question No: 01** will be **compulsory** and based on entire syllabus wherein 4 to 5 sub-questions will be asked.
3. Remaining questions will be mixed in nature and randomly selected from all the modules.
4. **Total 04 questions** need to be attempted.

| Subject Code | Subject Name | Teaching Scheme (Hrs.) | | | Credits Assigned | | | |
|--------------------|----------------------------|------------------------|-----------|----------|------------------|-----------|----------|-------|
| | | Theory | Practical | Tutorial | Theory | Practical | Tutorial | Total |
| ECCDLO 5014 | Data Structure & Algorithm | 03 | -- | -- | 03 | -- | -- | 03 |

| Course Code | Course Name | Examination Scheme | | | | | | | | |
|--------------------|----------------------------|---------------------|-------|------|----------------|----|----------------------|-----------|--------------------|-------|
| | | Theory Marks | | | | | Exam Duration (Hrs.) | Term Work | Practical and Oral | Total |
| | | Internal Assessment | | | End Sem. Exam. | | | | | |
| | | Test1 | Test2 | Avg. | | | | | | |
| ECCDLO 5014 | Data Structure & Algorithm | 20 | 20 | 20 | 80 | 03 | -- | -- | 100 | |

Course pre-requisite:

ECL404 Skill Lab: Python Programming

Course Objectives:

The course aims:

1. To Introduce the fundamental knowledge & need of Data Structures.
2. To Abstract the concept of Algorithm and these concepts are useful in problem solving.
3. To Implement fundamental knowledge and applications of Stack, Queue, Linked List, Trees, Graphs etc.
4. To Understand the working of different Sorting, Searching & Hashing techniques.
5. To understanding about writing algorithms and step by step approach in solving problems with the help of fundamental data structures.

Course Outcome:

After successful completion of the course the student will: -

1. Compare functions using asymptotic analysis and describe the relative merits of worst-, average-, and best-case analysis.
2. Apply various operations on Stack and Queue.
3. Ability to demonstrate the operation of Linked list.
4. Ability to demonstrate and apply Trees & Graph data structures.
5. Become familiar with various Sorting and Searching Algorithms and their performance characteristics.
6. Describe the hash function and concepts of collision and its resolution methods

| Module No. | Unit No. | Topics | Hrs. |
|------------|------------|--|-----------|
| | | Prerequisite: Control Structures, Arrays, Recursion, Pointers, Structures, Memory Allocation Techniques, Self-referential structures. | |
| 1.0 | | Introduction to Data Structure & Algorithm | 5 |
| | 1.1 | Introduction to Data Structures, Concept of ADT, Types of Data Structures-Linear and Nonlinear, Operations on Data Structures. | |
| | 1.2 | Algorithm: Performance characteristics of algorithm, Importance of Algorithm Analysis, Complexity of an Algorithm, Introduction to Asymptotic Analysis and Notations. | |
| 2.0 | | Stack & Queue | 8 |
| | 2.1 | Introduction to Stack, ADT of Stack, Operations on Stack, Array Implementation of Stack | |
| | 2.2 | Applications of Stack- Infix to Postfix Expression Conversion, Infix Expression to Prefix Expression Conversion, Postfix Expression Evaluation | |
| | 2.3 | Introduction to Queue, ADT of Queue, Operations on Queue, Array Implementation of Queue, Types of Queue-Circular Queue, Priority Queue, Introduction to Double Ended Queue | |
| | 2.4 | Applications of various types of Queue | |
| | | Self-Learning Topic: Well form-ness of Parenthesis using Stack | |
| 3.0 | | Linked List | 7 |
| | 3.1 | Introduction, Linked List v/s Array, Representation of Linked List, Types of Linked List - Singly Linked List, Doubly Linked List | |
| | 3.2 | Operations on Singly Linked List and Doubly Linked List | |
| | 3.3 | Singly Linked List Application-Polynomial Representation and Addition, Doubly Linked List Application | |
| | | Self-Learning Topic: Stack and Queue using Singly Linked List | |
| 4.0 | | Trees & Graph | 9 |
| | 4.1 | Introduction, Tree Terminologies, Binary Tree, Binary Tree Representation, Types of Binary Tree, Binary Tree Traversals, Binary Search Tree, Operations on Binary Search Tree, | |
| | 4.2 | Applications of Binary Tree- Expression Tree, Huffman Encoding. | |
| | 4.3 | Graph: Introduction, Graph Terminology, Memory Representation of Graph, Operations Performed on Graph. | |
| | 4.4 | Graph Traversal, Breadth First Search, Depth First Search, Applications of the Graph, Shortest Path, Minimum Spanning Tree. | |
| 5.0 | | Searching & Sorting | 6 |
| | 5.1 | Searching: Sequential Search, Index Sequential Search, Binary Search | |
| | 5.2 | Sorting: Bubble Sort, Quick Sort, Merge Sort | |
| | | Self-Learning Topic: Selection Sort, Insertion Sort | |
| 6.0 | | Hashing | 4 |
| | 6.1 | Hashing-Concept, Hash Functions, Common hashing functions | |
| | 6.2 | Collision resolution Techniques | |
| | | Total | 39 |

Text Books:

1. Jean Paul Tremblay, P. G. Sorenson, “Introduction to Data Structure and its Applications”, McGraw-Hill Higher Education
2. “Fundamentals of Computer Algorithms” Ellis Horowitz, Sartaj Sahani and Sanguthevar Rajasekaran, Second Edition, Universities Press (India) Pvt. Ltd.
3. “Learning with Python” Allen Downey, Jeffrey Elkner, Chris Meyers, Dreamtech Press

Reference Books:

1. Jean Paul Tremblay, Paul G. Sorenson; An introduction to data structures with applications; Tata McGrawHill; 1984
2. Sanjoy Dasgupta, Christos Papadimitriou, Umesh Vazirani, “Algorithms”, Tata McGrawHill Edition.

Internal Assessment (20-Marks):

Internal Assessment (IA) consists of two class tests of 20 marks each. IA-1 is to be conducted on approximately 40% of the syllabus completed and IA-2 will be based on remaining contents (approximately 40% syllabus but excluding contents covered in IA-I). Duration of each test shall be one hour. Average of the two tests will be considered as IA marks.

End Semester Examination (80-Marks):

Weightage to each of the modules in end-semester examination will be proportional to number of respective lecture hours mentioned in the curriculum.

1. Question paper will comprise of **total 06** questions, each carrying **20 marks**.
2. **Question No: 01** will be **compulsory** and based on entire syllabus wherein 4 to 5 sub-questions will be asked.
3. Remaining questions will be mixed in nature and randomly selected from all the modules.
4. Weightage of each module will be proportional to number of respective lecture hours as mentioned in the syllabus.
5. **Total 04 questions** need to be solved.

| Subject Code | Subject Name | Teaching Scheme (Hrs.) | | | Credits Assigned | | | |
|--------------|-------------------|------------------------|-----------|----------|------------------|-----------|----------|-------|
| | | Theory | Practical | Tutorial | Theory | Practical | Tutorial | Total |
| ECCDLO 5015 | Sensor Technology | 03 | -- | -- | 03 | -- | -- | 03 |

| Subject Code | Subject Name | Examination Scheme | | | | | | | | |
|--------------|-------------------|---------------------|--------|---------------------------|---------------|----|-------------------------|-----------|--------------------|-------|
| | | Theory Marks | | | | | Exam Duration (in Hrs.) | Term Work | Practical and Oral | Total |
| | | Internal assessment | | | End Sem. Exam | | | | | |
| | | Test 1 | Test 2 | Avg. of Test 1 and Test 2 | | | | | | |
| ECCDLO 5015 | Sensor Technology | 20 | 20 | 20 | 80 | 03 | -- | -- | 100 | |

Course Pre-requisite:

1. FEC202 – Engineering Physics-II
2. ECC302 -- Electronic Devices & Circuits
3. ECC403 - Linear Integrated Circuits

Course Objectives:

1. To understand various physical parameters and its sensing techniques
2. To familiarize about MEMS sensors and Actuators
3. To introduce wireless sensing technologies
4. To develop understanding about signal conditioning using ADC and DAC
5. To provide insight into various sensor applications

Course Outcome:

After successful completion of the course student will be able to

1. Understand the transduction principal of various sensors.
2. Select sensors suitable for required application
3. Analyze wireless sensing techniques
4. Design the data acquisition system
5. Identify signal conditioning method for particular application
6. Create an application using various sensor technologies

| Module No. | Unit No. | Topics | Hrs. |
|------------|------------|---|-----------|
| 1.0 | | Introduction | 03 |
| | 1.1 | Classification of Sensors : The sensors are classified with criteria like primary physical quantity to be sensed , transduction principle, material and technology used and application | |
| | 1.2 | Criteria to choose a Sensor: Accuracy, Environmental condition, Range, Calibration, Resolution , Cost and Repeatability | |
| | 1.3 | Digital sensors : Principle and its advantage over analog sensors | |
| | 1.4 | Smart Sensors: Low-power, Self –diagnostic and Self- calibration | |
| 2.0 | | Types of Sensors | 09 |
| | 2.1 | Temperature Sensors : RTD, Thermocouple and Thermistors sensor | |
| | 2.2 | Proximity Sensors : Inductive (LVDT), Capacitive, Photoelectric and Ultrasonic sensors | |
| | 2.3 | Chemical Sensors : Gas , Smoke, Conductivity and pH sensor | |
| | 2.4 | Other Sensors : Optical, Infrared (IR), Sound, Motion , Pressure , Level , Moisture, Humidity, Laser , Image and GPS sensor | |
| 3.0 | | MEMS Sensors and Actuators | 06 |
| | 3.1 | MEMS SENSORS: General design methodology, techniques for sensing, Pressure sensor , Mass Flow sensor , Acceleration sensor , Angular Rate sensor and Gyroscopes, Micro machined microphones, Chemical sensors, Taguchi Gas sensor, Combustible Gas sensors | |
| | 3.2 | MEMS ACTUATORS: Techniques for actuation, Digital Micro mirror Device, Micro Machined Valves | |
| 4.0 | | Wireless Sensing Technologies | 05 |
| | 4.1 | Bluetooth: Concepts of Pico net, Scatter net, Link types, Network connection establishments | |
| | 4.2 | ZigBee: components, architecture, network topologies | |
| | 4.3 | Ultra Wide Band (UWB), Near Field Communication (NFC) and RFID: technical requirements, components and characteristics | |
| | 4.4 | WLAN (WiFi) : WLAN Equipment, WLAN topologies , IEEE 802.11 Architecture | |
| 5.0 | | Data Acquisition and Signal Conditioning | 08 |
| | 5.1 | Fundamentals of Data Acquisition: Analog and Digital data acquisition system with different configurations, Data loggers, Noise and interference | |
| | 5.2 | Signal Conditioning : Wheatstone Bridge, Flash ADC, R2R DAC | |
| | 5.3 | Utilization of Signal conditioning circuits for Temperature, Pressure, Optical, Strain gauges, Displacement and piezoelectric Transducers | |
| 6.0 | | Sensor Applications | 08 |
| | 6.1 | Onboard Automobile sensing system, Home appliances sensors, Aerospace Sensors, Sensors for Environmental Monitoring, Biomedical Sensing Applications | |
| | 6.2 | Radio sensors for industrial applications, Radio Astronomy, Remote Sensing, Ground Penetrating Radars, Underwater sensing, LIDAR | |
| | | | |
| | | Total | 39 |

Textbooks:

1. D.V.S. Murthy, “Transducers and Instrumentation”, PHI Learning, 2nd Edition, 2013.
2. D. Patranabis – Sensor and Transducers (2e) Prentice Hall, New Delhi, 2003
3. Antti V. Raisanen, Arto Lehto, “Radio Engineering for Wireless Communication and Sensor Applications”, Artech House mobile communications series, USA, 2003.

4. Sensors and Signal Conditioning, Ramon Pallas Areny, John G. Webster, 2nd edition, John Wiley and Sons, 2000.
5. Vijay K. Garg, "Wireless Communication and Networking", Morgan -Kaufmann Series in Networking, Elsevier, 2010.

Reference Books:

1. An Introduction to Microelectromechanical Systems Engineering, Nadim Maluf, Kirt Williams, Artech House, 2004.
2. Micro Electro Mechanical System Design, James J. Allen, Taylor and Francis, 2005
3. A.K. Sawhney, "A Course in Electrical and Electronic Measurements and Instrumentation", Dhanpatrai & Co., 19th Edition, 2011.
4. Nathan Ida, "Sensors, Actuators and their Interfaces: A Multidisciplinary Introduction", Second Edition, IET Control, Robotics and Sensors Series 127, 2020
5. Instrumentation Devices and System, C.S. Rangan, G.R. Sarma, V.S. Mani, TMH, 1997.
6. Jacob Fraden Handbook of Modern Sensors Physics, Designs, and Applications Fourth Edition, Springer, 2010.

NPTEL / Swayam Course :

<https://nptel.ac.in/courses/108/108/108108147/> <https://www.youtube.com/watch?v=vjhp0zTXEsc>

Internal Assessment (20-Marks):

Internal Assessment (IA) consists of two class tests of 20 marks each. IA-1 is to be conducted on approximately 40% of the syllabus completed and IA-2 will be based on remaining contents (approximately 40% syllabus but excluding contents covered in IA-I). Duration of each test shall be one hour. Average of the two tests will be considered as IA marks.

End Semester Examination (80-Marks):

Weightage to each of the modules in end-semester examination will be proportional to number of respective lecture hours mentioned in the curriculum.

1. Question paper will comprise of **total 06** questions, each carrying **20 marks**.
2. **Question No: 01** will be **compulsory** and based on entire syllabus wherein 4 to 5 sub-questions will be asked.
3. Remaining questions will be mixed in nature and randomly selected from all the modules.
4. Weightage of each module will be proportional to number of respective lecture hours as mentioned in the syllabus.
5. **Total 04 questions** need to be solved.

| Course Code | Course Name | Teaching Scheme (Contact Hours) | | | Credits Assigned | | | |
|-------------|---------------------------|---------------------------------|-----------|----------|------------------|-----------|----------|-------|
| | | Theory | Practical | Tutorial | Theory | Practical | Tutorial | Total |
| ECL501 | Digital Communication Lab | -- | 02 | -- | -- | 01 | -- | 01 |

| Course Code | Course Name | Examination Scheme | | | | | | | |
|-------------|---------------------------|---------------------|--------|----|------|----------------|-----------|--------------------|-------|
| | | Theory Marks | | | | End Sem. Exam. | Term Work | Practical and Oral | Total |
| | | Internal assessment | | | Avg. | | | | |
| | | Test 1 | Test 2 | | | | | | |
| ECL501 | Digital communication Lab | -- | -- | -- | -- | 25 | 25 | 50 | |

Course objectives:

1. To learn source coding and error control coding techniques
2. To compare different line coding methods
3. To distinguish various digital modulations
4. To use different simulation tools for digital communication applications

Course outcomes:

After the successful completion of the course student will be able to

1. Compare various source coding schemes
2. Design and implement different error detection codes
3. Design and implement different error correction codes
4. Compare various line coding techniques
5. Illustrate the impulse response of a matched filter for optimum detection
6. Demonstrate various digital modulation techniques

Suggested list of experiments: (Course teacher can design their own experiments based on the prescribed syllabus)

1. Huffman code generation
2. Shannon-Fano code generation
3. Vertical redundancy Check (VRC) code generation and error detection
4. Horizontal Redundancy Check (HRC) code generation and error detection
5. Cyclic redundancy Check (CRC) code generation and error detection
6. Checksum code generation and error detection
7. Compare the performances of HRC and Checksum
8. Linear block code generation and error detection
9. Error detection and correction using Hamming code virtual lab http://vlabs.iitb.ac.in/vlabs-dev/labs/mit_bootcamp/comp_networks_sm/labs/exp1/index.php
10. Cyclic code generation and error detection
11. Convolutional code generation

12. Line Codes generation and performance comparison
13. Spectrum of line codes (NRZ unipolar and polar)
14. Impulse responses of ideal (Nyquist filter) and practical (Raised cosine filter) solution for zero ISI
15. Matched filter impulse response for a given input
16. Generation (and detection) of Binary ASK
17. Generation (and detection) of Binary PSK
18. Generation (and detection) of Binary FSK
19. Generation (and detection) of QPSK
20. Generation (and detection) of M-ary PSK
21. Generation (and detection) of M-ary FSK
22. Generation (and detection) of 16-ary QASK
23. Generation (and detection) of MSK

Term Work, Practical and Oral:

At least 8 experiments covering the entire syllabus must be given “**Batch Wise**”. The experiments can be conducted with the help of simulation tool (preferably open source) and breadboard and components. Teacher should refer the suggested list of experiments and can design additional experiments to acquire practical design skills. The experiments should be student centric and attempt should be made to make experiments more meaningful, interesting and innovative.

Term work assessment must be based on the overall performance of the student with every experiment and assignments graded from time to time. The grades will be converted to marks as per “**Credit and Grading System**” manual and should be added and averaged. Based on the above scheme grading and term work assessment should be done.

The practical and oral examination will be based on entire syllabus. Students are encouraged to share their experiments codes on online repository. Practical exam slip should cover all the 8 experiments for examination.

| Course Code | Course Name | Teaching Scheme (Contact Hours) | | | Credits Assigned | | | |
|-------------|--|---------------------------------|-----------|----------|------------------|-----------|----------|-------|
| | | Theory | Practical | Tutorial | Theory | Practical | Tutorial | Total |
| ECL502 | Discrete-Time Signal Processing Laboratory | -- | 02 | -- | -- | 01 | -- | 01 |

| Course Code | Course Name | Examination Scheme | | | | | | |
|-------------|--|---------------------|--------|------|----------------|-----------|--------------------|-------|
| | | Theory Marks | | | | Term Work | Practical and Oral | Total |
| | | Internal assessment | | | End Sem. Exam. | | | |
| | | Test 1 | Test 2 | Avg. | | | | |
| ECL502 | Discrete-Time Signal Processing Laboratory | -- | -- | -- | -- | 25 | 25 | 50 |

Course objectives:

1. To carryout basic discrete time signal processing operations.
2. To implement and design FIR filters and IIR filters.
3. To implement applications related to the field of biomedical signal processing and audio signal processing.

Course outcomes:

Learners will be able to ...

1. Perform basic discrete time signal processing operations such as Linear Convolution, Circular Convolution, Auto Correlation, Cross Correlation, etc. and interpret the results.
2. Demonstrate their ability towards interpreting and performing frequency analysis of different discrete time sequences and systems.
3. Design and implement the FIR and IIR Filters for given specifications.
4. Implement and analyse applications related to the field of biomedical signal processing and audio signal processing.

Suggested list of experiments:

- 1) To perform linear convolution of two signals, auto correlation of non-periodic signals, periodic signals and random noise and interpret the results obtained.
- 2) To linearly convolve swept frequency sinusoidal wave with LPF and HPF impulse response filters in time domain and interpret the results obtained.

- 3) To obtain cross correlation of a signal with its delayed and attenuated version (Concept of radar signal processing).
- 4) To perform block convolution using overlap - add method and overlap-save method.
- 5) To determine impulse, magnitude, phase response and pole-zero plot of given transfer functions.
- 6) To perform circular convolution and linear convolution of two sequences using DFT.
- 7) To perform the DFT of DT sequence and sketch its magnitude and phase spectrum or To Generate a discrete time signal having minimum three frequencies and analyse its frequency spectrum.
- 8) To study the effect of frequency resolution and zero padding.
- 9) DFT based spectral analysis to detect the signal buried in noise.
- 10) To perform denoising of a speech signal using circular convolution.
- 11) Design of IIR digital filters and use the designed filter to filter an input signal which has both low and high frequency components or real-world signal like ECG/EEG, speech signal etc).
- 12) Design a notch filter to suppress the power supply hum in audio signals.
- 13) Design a comb filter to suppress 50Hz hum in biomedical signals.
- 14) Design of FIR filter using windowing method and use the designed filter to filter an input signal which has both low and high frequency components or real-world signal like ECG/EEG, speech signal etc.
- 15) Design of FIR filter using frequency sampling technique.
- 16) Design of minimum phase, maximum phase and mixed phase systems.
- 17) To verify the location of zeros in symmetric and antisymmetric FIR filters.
- 18) To reconstruct DT signals contaminated with sinusoidal interference using FIR filters.
- 19) To realise an IIR filter in cascade and parallel form.
- 20) To obtain lattice parameters of a given transfer function (FIR and IIR systems).
- 21) To perform coefficient quantisation using truncation and rounding.
- 22) To study the effect of coefficient quantisation on the frequency response of an IIR filter.
- 23) To study the effect of coefficient quantisation on the frequency response of an FIR filter.
- 24) To investigate the behaviour of limit cycle in an IIR system.
- 25) To generate the ECG signal and detect the characteristic points.
- 26) Classification of ECG signals.
- 27) To read an ECG signal and separate the QRS Complex.
- 28) To filter out the noise in an ECG signal using Spectral subtraction.
- 29) To extract delta, theta, alpha, sigma, and beta waveforms from EEG signal.
- 30) Perform sub-band coding on speech signal.
- 31) To generate Echo, Reverberation, Flanging effects in a sound signal.
- 32) Musical tone generation.
- 33) DTMF tone generation and detection.
- 34) Echo cancellation.

Also check

Virtual Laboratory <http://vlabs.iitkgp.ernet.in/dsp/#> for demonstration of concepts like DFT and its inverse, FIR filter using windowing method etc

Term Work:

At least 08 experiments covering the entire syllabus must be given “Batch Wise” and implemented using any software namely C, Python, Scilab, Matlab, Octave, etc. The experiments should be set to have well predefined inference and conclusion. Application oriented one course-project can be conducted for maximum batch of four students. Teacher should refer the suggested experiments and can design additional experiment to maintain better understanding and quality.

The experiments should be student centric and attempt should be made to make experiments more meaningful, interesting and innovative.

Term work assessment must be based on overall performance of the student with every experiment graded. The grade must be converted to marks as per credit and grading system manual, and should be added and averaged. Based on above scheme, grading and term work assessment should be done. Practical and oral examination will be based on entire syllabus. Students are encouraged to share their experiments codes on online repository. Practical exam slip should cover all 08 experiments for examination.

| Course Code | Course Name | Teaching Scheme (Contact Hours) | | | Credits Assigned | | | |
|-------------|------------------|---------------------------------|-----------|----------|------------------|-----------|----------|-------|
| | | Theory | Practical | Tutorial | Theory | Practical | Tutorial | Total |
| ECL503 | Digital VLSI Lab | -- | 02 | -- | -- | 01 | -- | 01 |

| Course Code | Course Name | Examination Scheme | | | | | | |
|-------------|------------------|---------------------|--------|------|----------------|-----------|--------------------|-------|
| | | Theory Marks | | | | Term Work | Practical and Oral | Total |
| | | Internal assessment | | | End Sem. Exam. | | | |
| | | Test 1 | Test 2 | Avg. | | | | |
| ECL503 | Digital VLSI Lab | -- | -- | -- | -- | 25 | 25 | 50 |

Course objectives:

1. To become familiar with open source circuit simulation tools like Ngspice, Magic etc.
2. To perform various type of analysis of combinational and sequential CMOS circuits
3. To evaluate performance of given combinational and sequential CMOS circuits
4. To design, implement and verify combinational and sequential CMOS circuits using open source VLSI design tools.

Course outcomes:

After the successful completion of the course student will be able to

1. Write spice code for given combinational and sequential CMOS circuits.
2. Perform various analysis like operating point, dc, transient etc of given CMOS circuits.
3. Evaluate performance of given CMOS circuits.
4. Draw layout of given CMOS circuit and also able extract various parasitic using open source layout tool like Magic.
5. Design, simulate, and verify CMOS circuit for given specifications.

Suggested list of experiments: (Course teacher can design their own experiments based on the prescribed syllabus)

1. Constant Voltage and Constant field MOSFET scaling
2. Layout of MOSFET and extraction of parasitic capacitances
3. Voltage transfer characteristics of CMOS inverter and calculation of Noise Margin and static power
4. Transient Analysis of CMOS inverter and calculation of t_{pHL} , t_{pLH} , t_r , t_f , average power
5. Design of CMOS inverter for given specifications
6. Layout of CMOS inverter and comparison of pre layout and post layout performance.
7. Voltage transfer characteristics of 2 input NAND/NOR gate and calculation of noise margins and validation using equivalent inverter approach.
8. Transient Analysis of 2 input NAND/NOR CMOS gate and calculation of t_{pHL} , t_{pLH} , t_r , t_f , average power and validation using equivalent inverter approach.

9. Layout of 2 input CMOS NAND/NOR gate and comparison of pre layout and post layout performance.
10. Static and transient analysis of Complex CMOS gate.
11. Layout of complex CMOS gate using euler path.
12. Implementation of various combinational and sequential circuits using different design styles.
13. Design and implementation of NAND based and NOR based ROM array.
14. Performance analysis of 6T-SRAM Cell
15. Design of 6T SRAM cell robust read and write operation.
16. Performance analysis of 1T and 3T DRAM Cell
17. RTL design of Soda dispenser machine
18. RTL design of FIR Filter

Link for virtual lab

<http://www.vlsi-iitg.vlabs.ac.in>

Term Work, Practical and Oral:

At least 8 experiments (at least three experiments on layout) covering the entire syllabus must be given “**Batch Wise**”. The experiments can be conducted with the help of simulation tool (preferably. Teacher should refer the suggested list of experiments and can design additional experiments to acquire practical design skills. The experiments should be student centric and attempt should be made to make experiments more meaningful, interesting and innovative.

Term work assessment must be based on the overall performance of the student with every experiment and assignments graded from time to time. The grades will be converted to marks as per “**Credit and Grading System**” manual and should be added and averaged. Based on the above scheme grading and term work assessment should be done.

The practical and oral examination will be based on entire syllabus. Students are encouraged to share their experiments codes on online repository. Practical exam slip should cover all the 8 experiments for examination.

| Course Code | Course Name | Teaching scheme | | | Credit assigned | | | |
|-------------|--|-----------------|---------------------------|------|-----------------|--------|------|-------|
| | | Theory | Pract. | Tut. | Theory | Pract. | Tut. | Total |
| ECL504 | Professional Communication & Ethics-II | -- | 2* + 2 Hours (Batch-wise) | -- | -- | 2 | -- | 02 |

*Theory class to be conducted for full class.

| Course Code | Course Name | Examination Scheme | | | | | | | | | |
|-------------|---|---------------------|--------|------|---------|----------------|-----------|-------|------|---------------|-------|
| | | Theory | | | | | Term work | Pract | Oral | Internal Oral | Total |
| | | Internal Assessment | | | End sem | Duration (hrs) | | | | | |
| | | Test 1 | Test 2 | Avg. | | | | | | | |
| ECL504 | Professional Communication & Ethics-II (abbreviated PCE-II) | -- | -- | -- | -- | -- | 25 | -- | -- | 25 | 50 |

| Course Code | Course Name | Credits |
|--------------------------|---|---------|
| ECL504 | Business Communication & Ethics | 02 |
| Course Rationale | This curriculum is designed to build up a professional and ethical approach, effective oral and written communication with enhanced soft skills. Through practical sessions, it augments student's interactive competence and confidence to respond appropriately and creatively to the implied challenges of the global Industrial and Corporate requirements. It further inculcates the social responsibility of engineers as technical citizens. | |
| Course Objectives | <ul style="list-style-type: none"> To discern and develop an effective style of writing important technical/business documents. To investigate possible resources and plan a successful job campaign. To understand the dynamics of professional communication in the form of group discussions, meetings, etc. required for career enhancement. To develop creative and impactful presentation skills. To analyze personal traits, interests, values, aptitudes and skills. To understand the importance of integrity and develop a personal code of ethics. | |

| | |
|------------------------|--|
| Course Outcomes | <p>Learner will be able to...</p> <ul style="list-style-type: none"> • plan and prepare effective business/ technical documents which will in turn provide solid foundation for their future managerial roles. • strategize their personal and professional skills to build a professional image and meet the demands of the industry. • emerge successful in group discussions, meetings and result-oriented agreeable solutions in group communication situations. • deliver persuasive and professional presentations. • develop creative thinking and interpersonal skills required for effective professional communication. • apply codes of ethical conduct, personal integrity and norms of organizational behaviour. |
|------------------------|--|

| Module | Contents | Hours |
|--------|---|-------|
| 1 | <p>ADVANCED TECHNICAL WRITING :PROJECT/PROBLEM BASED LEARNING (PBL)</p> <p>1.1 Purpose and Classification of Reports: Classification on the basis of:</p> <ul style="list-style-type: none"> • Subject Matter (Technology, Accounting, Finance, Marketing, etc.) • Time Interval (Periodic, One-time, Special) • Function (Informational, Analytical, etc.) • Physical Factors (Memorandum, Letter, Short & Long) <p>1.2. Parts of a Long Formal Report:</p> <ul style="list-style-type: none"> • Prefatory Parts (Front Matter) • Report Proper (Main Body) • Appended Parts (Back Matter) <p>1.3. Language and Style of Reports</p> <ul style="list-style-type: none"> • Tense, Person & Voice of Reports • Numbering Style of Chapters, Sections, Figures, Tables and Equations • Referencing Styles in APA & MLA Format • Proofreading through Plagiarism Checkers <p>1.4. Definition, Purpose & Types of Proposals</p> <ul style="list-style-type: none"> • Solicited (in conformance with RFP) & Unsolicited Proposals • Types (Short and Long proposals) <p>1.5. Parts of a Proposal</p> <ul style="list-style-type: none"> • Elements • Scope and Limitations • Conclusion | 06 |

| | | |
|---|--|----|
| | <p>1.6. Technical Paper Writing</p> <ul style="list-style-type: none"> • Parts of a Technical Paper (Abstract, Introduction, Research Methods, Findings and Analysis, Discussion, Limitations, Future Scope and References) • Language and Formatting • Referencing in IEEE Format | |
| 2 | <p>EMPLOYMENT SKILLS</p> <p>2.1. Cover Letter & Resume</p> <ul style="list-style-type: none"> • Parts and Content of a Cover Letter • Difference between Bio-data, Resume & CV • Essential Parts of a Resume • Types of Resume (Chronological, Functional & Combination) <p>2.2 Statement of Purpose</p> <ul style="list-style-type: none"> • Importance of SOP • Tips for Writing an Effective SOP <p>2.3 Verbal Aptitude Test</p> <ul style="list-style-type: none"> • Modelled on CAT, GRE, GMAT exams <p>2.4. Group Discussions</p> <ul style="list-style-type: none"> • Purpose of a GD • Parameters of Evaluating a GD • Types of GDs (Normal, Case-based & Role Plays) • GD Etiquettes <p>2.5. Personal Interviews</p> <ul style="list-style-type: none"> • Planning and Preparation • Types of Questions • Types of Interviews (Structured, Stress, Behavioural, Problem Solving & Case-based) • Modes of Interviews: Face-to-face (One-to one and Panel) Telephonic, Virtual | 06 |
| 3 | <p>BUSINESS MEETINGS</p> <p>1.1. Conducting Business Meetings</p> <ul style="list-style-type: none"> • Types of Meetings • Roles and Responsibilities of Chairperson, Secretary and Members • Meeting Etiquette <p>3.2. Documentation</p> <ul style="list-style-type: none"> • Notice • Agenda • Minutes | 02 |

| | | |
|---|--|----|
| 4 | <p>TECHNICAL/ BUSINESS PRESENTATIONS</p> <p>1.1 Effective Presentation Strategies</p> <ul style="list-style-type: none"> • Defining Purpose • Analyzing Audience, Location and Event • Gathering, Selecting & Arranging Material • Structuring a Presentation • Making Effective Slides • Types of Presentations Aids • Closing a Presentation • Platform skills <p>1.2 Group Presentations</p> <ul style="list-style-type: none"> • Sharing Responsibility in a Team • Building the contents and visuals together • Transition Phases | 02 |
| 5 | <p>INTERPERSONAL SKILLS</p> <p>1.1. Interpersonal Skills</p> <ul style="list-style-type: none"> • Emotional Intelligence • Leadership & Motivation • Conflict Management & Negotiation • Time Management • Assertiveness • Decision Making <p>5.2 Start-up Skills</p> <ul style="list-style-type: none"> • Financial Literacy • Risk Assessment • Data Analysis (e.g. Consumer Behaviour, Market Trends, etc.) | 08 |
| 6 | <p>CORPORATE ETHICS</p> <p>6.1 Intellectual Property Rights</p> <ul style="list-style-type: none"> • Copyrights • Trademarks • Patents • Industrial Designs • Geographical Indications • Integrated Circuits • Trade Secrets (Undisclosed Information) <p>6.2 Case Studies</p> <ul style="list-style-type: none"> • Cases related to Business/ Corporate Ethics | 02 |

List of assignments:

(In the form of Short Notes, Questionnaire/ MCQ Test, Role Play, Case Study, Quiz, etc.)

1. Cover Letter and Resume
2. Short Proposal

3. Meeting Documentation
4. Writing a Technical Paper/ Analyzing a Published Technical Paper
5. Writing a SOP
6. IPR
7. Interpersonal Skills
8. Aptitude test (Verbal Ability)

Note:

1. The Main Body of the project/book report should contain minimum 25 pages (excluding Front and Back matter).
2. The group size for the final report presentation should not be less than 5 students or exceed 7 students.
3. There will be an end-semester presentation based on the book report.

Assessment:

Term Work:

Term work shall consist of minimum 8 experiments.

The distribution of marks for term work shall be as follows:

| | |
|-------------------------|------------|
| Assignment | : 10 Marks |
| Attendance | : 5 Marks |
| Presentation slides | : 5 Marks |
| Book Report (hard copy) | : 5 Marks |

The final certification and acceptance of term work ensures the satisfactory performance of laboratory work and minimum passing in the term work.

Internal oral:

Oral Examination will be based on a GD & the Project/Book Report presentation.

| | |
|----------------------|------------|
| Group Discussion | : 10 marks |
| Project Presentation | : 10 Marks |
| Group Dynamics | : 5 Marks |

Books Recommended:

Textbooks and Reference books:

1. Arms, V. M. (2005). *Humanities for the engineering curriculum: With selected chapters from Olsen/Huckin: Technical writing and professional communication, second edition.* Boston, MA: McGraw-Hill.
2. Bovée, C. L., & Thill, J. V. (2021). *Business communication today.* Upper Saddle River, NJ: Pearson.
3. Butterfield, J. (2017). *Verbal communication: Soft skills for a digital workplace.* Boston, MA: Cengage Learning.
4. Masters, L. A., Wallace, H. R., & Harwood, L. (2011). *Personal development for life and work.* Mason: South-Western Cengage Learning.
5. Robbins, S. P., Judge, T. A., & Campbell, T. T. (2017). *Organizational behaviour.* Harlow,

England: Pearson.

6. Meenakshi Raman, Sangeeta Sharma (2004) Technical Communication, Principles and Practice. Oxford University Press
7. Archana Ram (2018) Place Mentor, Tests of Aptitude For Placement Readiness. Oxford University Press
8. Sanjay Kumar & PushpLata (2018). Communication Skills a workbook, New Delhi: Oxford University Press.

| Subject Code | Subject Name | Teaching Scheme (Hrs.) | | | Credits Assigned | | | |
|--------------|---|------------------------|------------------|----------|------------------|-----------|----------|-------|
| | | Theory | Practical | Tutorial | Theory | Practical | Tutorial | Total |
| ECM501 | Mini Project 2A: Embedded System Project | -- | 04 ^{\$} | -- | -- | 02 | -- | 02 |

\$ Indicates work load of a learner (Not Faculty) for Mini Project 2A. Faculty Load: 1 hour per week per four groups.

| Subject Code | Subject Name | Examination Scheme | | | | | | | | |
|--------------|---|---------------------|--------|----|---------------------------|----|---------------|-----------|--------------------|-------|
| | | Theory Marks | | | | | End Sem. Exam | Term Work | Practical and Oral | Total |
| | | Internal Assessment | | | Avg. of Test 1 and Test 2 | -- | | | | |
| | | Test 1 | Test 2 | | | | | | | |
| ECM501 | Mini Project 2A: Embedded System Project | -- | -- | -- | -- | -- | 25 | 25 | 50 | |

Course Pre-requisite:

1. ECC402- Microcontrollers
2. ECC403- Linear Integrated Circuits
3. ECM401- Mini Project 1B: Arduino & Raspberry Pi based Projects

Course Objectives

1. To develop background knowledge Embedded Systems.
2. To understand designing of embedded systems.
3. To choose proper microcontroller for Embedded systems
4. To understand use of wireless sensors/communications with Embedded systems
5. To understand communication techniques.
6. To write programs for embedded systems and real time operating systems /IoT

Course Outcomes

After successful completion of the course, the student will be able to

1. Understand the embedded systems with design metrics.
2. Understand microcontrollers and programming in Embedded C.
3. Implementation of Embedded systems with different sensors and peripherals as IoT.
4. Implementation of Embedded systems with different communication protocols as IoT.
5. Analyze concepts of Real time operating systems.
6. Design embedded system applications using sensors, peripherals and RTOS

A. Guideline to maintain quality of mini project are as follows :

1. To achieve proper selection of Mini Projects. Students should do survey of different microcontroller board from given microcontroller series, tools and identify which is most suitable for their selected topic. They should consult with their Guide/Mentors / Internal committee to finalize it.
2. Students shall submit implementation plan in the form of Smart Report/Gantt/PERT/CPM chart, which will cover weekly activity of mini project.
3. A log book to be prepared by each group, wherein group can record weekly work progress. Guide/ supervisor will verify it and will put notes/comments.

4. Guide/supervisor guidance is very much important during mini project activities; however, focus shall be on self-learning.
5. The solution to be verified with standard tools and procedures and report to be compiled in standard format of University of Mumbai.
6. **Suggested steps for mini project selection and implementation**
 - i. Mini project should be completely microcontroller based
 - ii. Follow these steps
 - a) Take specification, using these specifications design project.
 - b) Select proper microcontroller board considering features and requirements of project.
 - c) Program it using Embedded C and perform verification of each module (sensors/communication protocol)
 - d) Test Functional Simulation and verify it using simulation tool.
 - e) Make hardware connection on GPP of peripherals with microcontroller board and execute the program.
 - f) Troubleshoot if not get expected result.

B. Project Topic selection and approval :-

1. The group may be of **maximum FOUR (04)** students.
2. Topic selection and approval by **2 Expert** faculty from department at the start of semester
3. **Log Book** to be prepared for each group to record the work progress in terms of milestones per week by students. Weekly comment, remarks to be put by guiding faculty. Both students and faculty will put signature in it per week. The log book can be managed **online** with proper authentication method using google sheets/forms or open source project management software.

C. Project Report Format:

1. Report should not exceed **30 pages**. Simply staple it to discourage use of plastic.
2. Report must contain block diagram, circuit diagram, screenshot of outputs and datasheets of microcontrollers and peripherals (Include **only required** information pages).
3. The recommended report writing format is in **LaTeX**.
(<https://youtu.be/YLm3sXIKpHQ>)

Term Work:

1. Term Work evaluation and marking scheme:

- a. The review/ progress monitoring committee shall be constituted by Head of Departments of each institute.
- b. The progress of mini project to be evaluated on continuous basis, minimum two reviews in each semester.
- c. At end of semester the above 2 expert faculty who have approved the topic will internally **evaluate the performance**.
- d. Students have to give presentation and demonstration on the Embedded Systems Mini Project- 2-A at end of semester before submission to above experts.
- e. In the evaluation each individual student should be assessed for his/her contribution, understanding and knowledge gained about the task completed. Based upon it the marks will be awarded to student.

f. Distribution of 25 Marks scheme is as follows:

- i. Marks awarded by guide/supervisor based on log book and output : 10
- ii. Marks awarded by review committee : 10
- iii. Quality of Project report : 05

2. Guidelines for Assessment of Mini Project Practical/Oral Examination:

- a. Report should be prepared as per the guidelines issued by the University of Mumbai.
- b. Mini Project shall be assessed through a presentation and demonstration of working model by the student project group to a panel of Internal and **External Examiners preferably from industry or research organisations** having experience of more than five years approved by head of Institution.

Students shall be motivated to present their mini project work done

1. Participate in Project Competition
2. Publish paper in Conferences/Journals.

| Module No. | Unit No. | Detailed Content | Hours |
|------------|----------|--|-----------|
| 1 | | Introduction | 8 |
| | 1.1 | Definition of Embedded System, Embedded Systems Vs General Computing Systems, Classification, Major Application Areas. Characteristics and quality attributes (Design Metric) of embedded system. | |
| | 1.2 | Identification of Project Title | |
| 2 | | Controller boards and Programming – Embedded C | 8 |
| | 2.1 | ARM LPC 21XX (2148), STM32 boards and Texas MSP 430 lunchbox/ Tiva C board and PIC/PSoc* | |
| | 2.2 | Comparison of C and embedded C, Data Types, Variable, Storage Classes, Bit operation, Arrays, Strings, Structure and unions, Classifier | |
| | 2.3 | Exercise: Identify the suitable board required for the particular application with respect to design metrics. (Hint: check clock frequency (speed), memory (program and data), no. of ports for peripherals, timers/counters and serial communication requirement for project) | |
| | 2.4 | Suggested Way to Identify : https://predictabledesigns.com/how-to-select-the-microcontroller-for-your-new-product/ | |
| 3 | | Interfacing Sensors and peripherals using Embedded C | 10 |
| | 3.1 | Sensors and Signal Conditioning Circuits amplifiers /attenuators /filters /comparators/ADC and DAC), Interfacing with GLCD/TFT display, Relays and Drivers for interfacing Motors (DC and stepper) | |
| | 3.2 | Interfacing with BLDC motors and drivers, USB/HDMI camera interfacing | |
| | 3.3 | Exercise : Understand the Interfacing requirement like drivers, signal condition circuits for sensors, etc. for the selected application | |
| | 3.4 | Study Material : For LCD interfacing with MSP430 LaunchPad https://microcontrollerslab.com/lcd-interfacing-msp430-launchpad/#:~:text=LCD%20interfacing%20with%20MSP430%20microcontroller,Now%20I%20will&text=It%20requires%205%20volts%20dc,and%20second%20pin%20is%20vcc. | |
| 4 | | Communication with programming in Embedded C | 10 |
| | 4.1 | Serial communication, CAN bus, I2C, MOD bus, SPI | |
| | 4.2 | Interfacing with Wi-Fi, Bluetooth, ZigBee, LoRa, RFID and putting data on IoT | |
| | 4.3 | Interfacing with GSM module, GPS module, SD card | |
| | 4.4 | Exercise: Understand Communication requirement for selected application and test it | |

| | | | |
|--------------|-----|---|-----------|
| | 4.5 | Study Material : Serial Communication Interface: STM32: https://controllerstech.com/serial-transmission-in-stm32/#:~:text=Serial%20Transmission%20in%20Stm32&text=UART%20is%20widely%20used%20for,amongst%20which%20communication%20is%20done . LPC2148: https://www.electronicwings.com/arm7/lpc2148-uart0 MSP430: https://www.ti.com/lit/ml/slap117/slap117.pdf | |
| 5 | | Real Time Operating Systems[RTOS] | 08 |
| | 5.1 | Operating system basics , Types of OS , Tasks, process, Threads | |
| | 5.2 | Multiprocessing and ,Multitasking , Task scheduling | |
| | 5.3 | RTLinux/ Free RTOS and Mbed OS , Implementation with RTOS | |
| 6 | | Cloud/Web server | 08 |
| | 6.1 | Implementation on web server , | |
| | 6.2 | Thingspeak, AWS cloud platform for IoT based programming and modelling | |
| | 6.3 | Exercise : perform ESP8266 interface with microcontroller | |
| | 6.4 | Study Material : STM32: https://circuitdigest.com/microcontroller-projects/interfacing-esp8266-with-stm32f103c8-stm32-to-create-a-webserver LPC2148: https://circuitdigest.com/microcontroller-projects/iot-based-ARM7-LPC2148-webserver-to-control-an-led MSP430: https://circuitdigest.com/microcontroller-projects/sending-email-using-msp430-and-esp8266 | |
| Total | | | 52 |

NOTE:

* **Advanced Microcontroller:** Like PSoc and PIC may be used as per the student’s intellectual ability and strength.

** **Module 5 and 6 (RTOS and Cloud/Web Server):** Can be included by Guide /supervisor /Mentor depending upon need and scope of the project for selected topic and its application.

Textbooks:

1. Shibu K.V, ” Introduction to Embedded Systems”, Mc Graw Hill, 2nd edition.
2. Frank Vahid, and Tony Givargis, “Embedded System Design: A unified Hardware/Software Introduction”, Wiley Publication.
3. Raj Kamal, ” Embedded Systems Architecture, Programming and design”,Tata MCgraw-Hill Publication.
4. Dr. K.V.K.K. Prasad, “Embedded Real Time Systems: Concepts, Design & Programming”,Dreamtech Publication.
5. Iyer, Gupta, ” Embedded real systems Programming”, TMH
6. David Simon, “Embedded systems software primer’,Pearson
7. Andrew Sloss, Dominic Symes and Chris Wright, “ARM_System_Developers_Guide-Designing_and_Optimizing_System_Software” Elsevier and Morgan Kaufmann Publishers.
8. Michel J Pont “Embedded C” Pearson

Suggested Software tools:

1. Tinkercad : <https://www.tinkercad.com/>
2. Proteus software
3. KEIL for ARM LPC 2148
4. **STM32Cube software**

5. MSP Flasher - Command Line Programmer
6. msp430 code composer studio

Online Repository:

1. <https://circuitdigest.com>
2. [www. Github.com](http://www.Github.com)
3. <https://www.electronicshub.org>
4. <https://www.hackster.io/>

NPTEL Courses:

1. **Introduction to Embedded System Design (using MSP430)**
https://onlinecourses.nptel.ac.in/noc20_ee98/preview
2. **Embedded System Design with ARM**
https://onlinecourses.nptel.ac.in/noc20_cs15/preview
3. **Embedded systems**
<https://nptel.ac.in/courses/108/102/108102045/>
4. **Master Microcontroller and Embedded Driver Development(MCU1) STM32**
https://www.udemy.com/course/mastering-microcontroller-with-peripheral-driver-development/?gclid=CjwKCAjw07qDBhBxEiwA6pPbHsLLI-EqmAv7E17ysZETbreXe0XMb8Nai4NBqpUAvni5v-3fLKsfNBoC8LQQA vD BwE&matchtype=b&utm_campaign=LongTail_la.EN_cc.INDIA&utm_content=deal4584&utm_medium=udemyads&utm_source=adwords&utm_term=.ag_82876601447.ad_511749008336.kw_%2Bembedded+%2Bsystems+%2Bcourse.de.c.dm.pl.ti_kwd-671751469914.li_1007785.pd
5. **Texas Instruments (TI) Trainings**
<https://e2e.ti.com/support/archive/universityprogram/educators/w/wiki/2103/training-support>
6. **Texas Instruments (TI) Teaching material/ text books**
<https://e2e.ti.com/support/archive/universityprogram/educators/w/wiki/2035/textbooks>

| Course Code | Course Name | Teaching Scheme (Hrs.) | | | Credits Assigned | | | |
|-------------|------------------------------|------------------------|-----------|----------|------------------|-----------|----------|-------|
| | | Theory | Practical | Tutorial | Theory | Practical | Tutorial | Total |
| ECC601 | Electromagnetics and Antenna | 03 | -- | -- | 03 | -- | -- | 03 |

| Course Code | Course Name | Examination Scheme | | | | | | | | |
|-------------|------------------------------|---------------------|--------|---------------------------|---------------|----|-------------------------|-----------|--------------------|-------|
| | | Theory Marks | | | | | Exam. Duration (in Hrs) | Term Work | Practical and Oral | Total |
| | | Internal assessment | | | End Sem. Exam | | | | | |
| | | Test 1 | Test 2 | Avg. of Test 1 and Test 2 | | | | | | |
| ECC601 | Electromagnetics and Antenna | 20 | 20 | 20 | 80 | 03 | -- | -- | 100 | |

Pre-requisites:

1. Vector Calculus
2. Fundamental concepts of electricity and magnetism

Course Objective: The objective of the course is to make student familiar with Maxwell's equation and its usefulness to describe different electromagnetic phenomena such as wave propagation, radiations from antenna etc.

Course Outcome: Student will be able to:

1. Students will be able to describe electromagnetics field including static and dynamic in terms of Maxwell's equations.
2. Students will be able to apply Maxwell's equation to solve various electromagnetic phenomenon such as electromagnetic wave propagation in different medium, power in EM wave.
3. Students will derive the field equations for the basic radiating elements and describe basic antenna parameters like radiation pattern, directivity, gain etc.
4. Students will be able to implement different types of the antenna structures such as Antenna arrays, Microstrip antenna and reflector antenna etc.

| Module No. | Unit No. | Topics | Hrs. |
|------------|------------|--|-----------|
| 1.0 | | Introduction to Static fields | 06 |
| | 1.1 | Charge, Coulomb's law, Charge configurations, Electric field intensity, Electric flux density, Gauss's law and applications, Current density, and Continuity equation | |
| | 1.2 | Scalar Electric Potential, Potential gradient, Laplace's and Poisson's equations | |
| | 1.3 | Biot Savart Law, Ampere Circuit law, Gauss's law for magnetic field, Vector magnetic potential | |
| 2.0 | | Electromagnetic Field and Maxwell's Equations | 09 |
| | 2.1 | Faraday's Law, Displacement current density, Maxwell's equation for time varying field, Boundary conditions. | |
| | 2.2 | EM wave propagation through lossy, perfect dielectric and conducting medium. | |
| | 2.3 | Power in EM Wave: Poynting theorem and Poynting vector | |
| 3.0 | | Basic of Antennas | 08 |
| | 3.1 | Basic concepts: Radiation mechanism, Near field and far field radiation, retarded potential | |
| | 3.2 | Antenna Parameters: Isotropic antenna, Radiation pattern, radiation intensity, Beamwidth, directivity, Gain, beam efficiency, bandwidth, polarization, Input impedance, Antenna efficiency, Radiation resistance, Loss resistance, aperture concept, FRIT's transmission formula | |
| | 3.3 | Wire Elements: Infinitesimal dipole, Wire dipole, Monopole antennas: radiation field derivations and related parameters, Introduction to loop antenna | |
| 4.0 | | Antenna Arrays | 06 |
| | 4.1 | Linear arrays of two isotropic point sources, linear arrays of N elements, Principle of pattern multiplication | |
| | 4.2 | Introduction to Planar and circular arrays Introduction to array synthesis using Binomial array | |
| 5.0 | | Types of antennas | 06 |
| | 5.1 | Yagi antenna, Broadband antenna like Helical and Log Periodic antenna Horn Antennas: E-Plane Sectoral Horn, H-Plane Sectoral Horn, Pyramidal Horn and Conical Horn | |
| | 5.2 | Reflector Antennas: Plane Reflectors, Corner Reflectors and Parabolic Reflector | |
| | 5.3 | Patch Antenna: Microstrip antenna, Feeding Techniques, Introduction to design of Microstrip antenna (Rectangular and circular patch) | |
| 6.0 | | Electromagnetic Wave Propagation | 04 |
| | 6.1 | Ground Wave Propagation, Sky Wave Propagation and Space Wave Propagation | |
| | | Total | 39 |

Textbooks:

1. Electromagnetic Waves and Radiating Systems- Jordan and Balmain, PHI, 2nd edition
2. Principles of Electromagnetics Engineering- Matthew N. O.Sadiku , S.V.Kulkarni, Oxford university press, 6th edition
3. Antenna Theory: Analysis and Design, Costantine A. Balanis, John Wiley Publication, 4th edition
4. Antenna and wave Propagation, John D Kraus, A S Khan, McGraw Hill, 4th edition
5. Antenna Theory and Design. Stutzman, Theile, John Wiley and Sons, 3rd edition

Reference Books:

1. Engineering Electromagnetics, William H Hayt and John A Buck, Tata McGraw-Hill Publishing Company Limited, 7th edition
2. Antennas and Radio Wave Propagation, R. E. Collin, McGraw Hill, International Student Edition

Internal Assessment (20-Marks):

Internal Assessment (IA) consists of two class tests of 20 marks each. IA-1 is to be conducted on approximately 40% of the syllabus and IA-2 will be based on remaining contents (approximately 40% syllabus but excluding contents covered in IA-I). Duration of each test shall be one hour. Average of the two tests will be considered as IA marks.

End Semester Examination (80-Marks):

Weightage to each of the modules in end-semester examination will be proportional to number of respective lecture hours mentioned in the curriculum.

1. Question paper will comprise of **total 06** questions, each carrying **20 marks**.
2. **Question No: 01** will be **compulsory** and based on entire syllabus wherein 4 to 5 sub-questions will be asked.
3. Remaining questions will be mixed in nature and randomly selected from all the modules.
4. **Total 04 questions** need to be attempted.

| Subject Code | Course Name | Teaching Scheme (Contact Hours) | | | Credits Assigned | | | |
|--------------|---------------------------------|---------------------------------|-----------|----------|------------------|-----------|----------|-------|
| | | Theory | Practical | Tutorial | Theory | Practical | Tutorial | Total |
| ECC602 | Computer Communication Networks | 03 | -- | -- | 03 | -- | -- | 03 |

| Course Code | Course Name | Examination Scheme | | | | | | | |
|-------------|---------------------------------|---------------------|-------|------|----------------|----------------------|-----------|--------------------|-------|
| | | Theory Marks | | | | Exam Duration (Hrs.) | Term Work | Practical and Oral | Total |
| | | Internal Assessment | | | End Sem. Exam. | | | | |
| | | Test1 | Test2 | Avg. | | | | | |
| ECC602 | Computer Communication Networks | 20 | 20 | 20 | 80 | 03 | -- | -- | 100 |

Course pre-requisite:

ECC: 405– Principles of communication engineering

ECC: 501-Digital communication

Course Objectives:

1. To introduce networking architecture and protocols.
2. To understand and recognize the layer-wise functions, services, data formats, protocols, hardware devices and addresses in the TCP/IP architecture
3. To build an understanding of application layer protocols.
4. To apply different addressing and routing schemes.

Course Outcomes:

After successful completion of the course student will be able to:

1. Analyze network topologies, hardware devices, addressing schemes and the protocol stacks
2. Compare various transmission media and broadband technologies
3. Analyze the flow control, error control and the medium access control techniques
4. Judge network layer addressing and routing schemes
5. Analyze connection oriented and connectionless services
6. Apply the knowledge of application layer protocols

| Module No. | Unit No. | Topics | Hrs. |
|------------|----------|---|-----------|
| 1.0 | | Introduction to Network Architectures, Protocol Layers, and Service models | 06 |
| | 1.1 | Applications of computer networks. Network types: LAN, MAN, and WAN, Network topologies. | |
| | 1.2 | Protocols and standards, need of layered protocol architecture, OSI reference model. | |
| | 1.3 | TCP/IP architecture: protocol suite, comparison of OSI and TCP/IP | |
| | 1.4 | Layer wise network hardware devices (NIC, Repeaters, Hubs, Bridges, Switches, Routers, Gateway and their comparison) | |
| | 1.5 | Addressing: physical / logical /port addressing/socket addressing. | |
| 2.0 | | Physical Layer | 04 |
| | 2.1 | Guided transmission media: comparison among coaxial, optical fiber and twisted pair cables. | |
| | 2.2 | Unguided transmission media | |
| | 2.3 | Transmission impairments | |
| | 2.4 | Broadband standards: Cable modem, DSL, and HFC | |
| 3.0 | | Data Link Layer | 07 |
| | 3.1 | Data link services: Framing, Flow control, Error control | |
| | 3.2 | ARQ methods: transmission efficiency, Piggybacking | |
| | 3.3 | High Level Data Link Control (HDLC): HDLC configurations, Frame formats, HDLC bit stuffing and de-stuffing, Typical frame exchanges. | |
| | 3.4 | Medium Access Control Protocols: ALOHA, Slotted ALOHA, CSMA, CSMA/CD | |
| 4.0 | | Network Layer | 12 |
| | 4.1 | Introduction to telephone networks and circuit switching principles. | |
| | 4.2 | Introduction to data networks and packet switching principles. | |
| | 4.3 | Network layer services and functions. | |
| | 4.4 | Internet Protocol: Principles of Internetworking, requirements, IPv4 packet, IPv4 addressing (classful and classless (CIDR)) | |
| | 4.5 | Routing in Packet Switching Networks: Characteristics, Routing strategies | |
| | 4.6 | Routing algorithms: Link state Routing, Distance vector Routing and Path vector routing, Routing protocols: RIP, OSPF, BGP and EIGRP. | |
| | 4.7 | Subnetting, supernetting, VLSM, and NAT | |
| | 4.8 | Introduction to ICMP, ARP, RARP | |
| | 4.9 | IPv6 (IPv6 Datagram format, comparison with IPv4, and transition from IPv4 to IPv6). | |
| | 4.10 | Quality of service | |
| 5.0 | | Transport Layer | 06 |
| | 5.1 | Connectionless and Connection-oriented services at transport layer, Transmission Control Protocol (TCP): TCP Services, TCP Segment, TCP three way handshake | |
| | 5.2 | User datagram Protocol (UDP), UDP Services, UDP Datagram | |
| | 5.3 | TCP and UDP checksum calculation | |
| | 5.4 | Flow control, error control and congestion control | |

| | | | |
|--------------|-----|---|-----------|
| 6.0 | | Application Layer | 04 |
| | 6.1 | Introduction to Application layer Protocols: HTTP, FTP, DNS, SMTP, TELNET, SSH, DHCP. | |
| Total | | | 39 |

Text books:

1. Data Communications and Networking – Behrouz A. Forouzan, Fifth Edition TMH, 2013.
2. Computer Networks -- Andrew S Tanenbaum, 5th Edition, Pearson Education, 2013.
3. J J. F. Kurose and K. W. Ross,” Computer Networking: A Top-Down Approach”, Addison Wesley, 5th Edition, 2010

Reference books:

1. Alberto Leon Garcia, “Communication Networks”, McGraw Hill Education, Second Edition, Fourth Edition, 2008.
2. An Engineering Approach to Computer Networks-S.Keshav, 2nd Edition, Pearson Education, 2015.
3. Understanding communications and Networks, 3rd Edition, W.A.Shay, Cengage Learning
4. Data and Computer Communications, William Stallings, 10th Edition, Pearson Education, 2014.

Internal Assessment (IA):

Internal Assessment (IA) consists of two class tests of 20 marks each. IA-1 is to be conducted on approximately 40% of the syllabus and IA-2 will be based on remaining contents (approximately 40% syllabus but excluding contents covered in IA-I). Duration of each test shall be one hour. Average of the two tests will be considered as IA marks.

End Semester Examination (80-Marks):

Weightage to each of the modules in end-semester examination will be proportional to number of respective lecture hours mentioned in the curriculum.

1. Question paper will comprise of total 06 questions, each carrying 20 marks.
2. Question No: 01 will be compulsory and based on entire syllabus wherein 4 to 5 sub-questions will be asked.
3. Remaining questions will be mixed in nature and randomly selected from all the modules.
4. Total 04 questions need to be attempted.

| Course Code | Course Name | Teaching Scheme (Contact Hours) | | | Credits Assigned | | | |
|-------------|---|------------------------------------|-----------|----------|------------------|-----------|----------|-------|
| | | Theory | Practical | Tutorial | Theory | Practical | Tutorial | Total |
| ECC603 | Digital Image Processing and Machine Vision | 03 | -- | -- | 03 | -- | - | 03 |

| Course Code | Course Name | Examination Scheme | | | | | | | |
|-------------|---|---------------------|-------|------|-------------------|-------------------------|-----------|--------------------|-------|
| | | Theory Marks | | | | Exam Duration (Hrs.) | Term Work | Practical and Oral | Total |
| | | Internal Assessment | | | End Sem. Exam. | | | | |
| | | Test1 | Test2 | Avg. | | | | | |
| ECC603 | Digital Image Processing and Machine Vision | 20 | 20 | 20 | 80 | 03 | -- | -- | 100 |

Prerequisites:

1. Signals and Systems
2. Discrete Time Signal Processing
3. Python Programming Skill Lab

Course Objectives:

1. To teach the fundamentals and mathematical models in digital image processing and Machine Vision
2. To teach quality enhancement of image through filtering operations
3. To teach the students image morphology and restoration techniques
4. To expose the students to segmentation techniques in image processing and Machine Vision
5. To teach the techniques of extracting image attributes like regions and shapes
6. To learn classification and recognition algorithms for machine vision

Course Outcomes:

After successful completion of the course student will be able to

1. Understand fundamentals of image processing and machine vision
2. Enhance the quality of image using spatial and frequency domain techniques for image enhancement
3. Learn image morphology and restoration techniques
4. Learn image segmentation techniques based on principle of discontinuity and similarity using various algorithms
5. Represent boundaries and shapes using standard techniques.
6. Classify the object using different classification methods

| Module No. | Unit No. | Topics | Hrs. |
|--------------|--|--|-----------|
| 1 | DIGITAL IMAGE FUNDAMENTALS AND POINT PROCESSING | | 04 |
| | 1.1 | Introduction –Steps in Digital Image Processing, concept of spatial and intensity resolution, Relationships between pixels | 02 |
| | 1.2 | Point Processing : Image Negative, Log Transform, Power Law transform, Bit plane slicing, Contrast stretching , Histogram equalization and Histogram Specification | 02 |
| 2 | IMAGE ENHANCEMENT | | 08 |
| | 2.1 | Spatial Domain filtering : The Mechanics of Spatial Filtering, Smoothing Spatial Filters -Linear Filters-Averaging filter, Order-Statistic Filters- Median filter, Application of Median filtering for Noise removal Sharpening Spatial Filters - The Laplacian, Unsharp Masking and Highboost Filtering, Using First-Order Derivatives —The Gradient- Sobel, Prewitt and Roberts | 03 |
| | 2.2 | Frequency Domain Filtering: Introduction to 2-D DFT and its application in frequency domain filtering, Wavelet transform, Haar transform | 02 |
| | 2.3 | Frequency Domain Filtering Fundamentals , Fourier Spectrum and Phase angle ,Steps for Filtering in the Frequency Domain, Correspondence Between Filtering in the Spatial and Frequency Domains, Frequency domain Image Smoothing and sharpening filter - Ideal, Butterworth , Gaussian | 03 |
| 3 | IMAGE MORPHOLOGY AND RESTORATION | | 06 |
| | 3.1 | Morphology: Erosion and Dilation, Opening and Closing, The Hit-or-Miss Transformation, Boundary extraction , Hole filling, Thinning and thickening | 04 |
| | 3.2 | Restoration : A Model of the Image Degradation/Restoration Process, Noise models, Removal periodic noise, Principle of Inverse filtering | 02 |
| 4 | IMAGE SEGMENTATION | | 08 |
| | 4.1 | Point, Line, and Edge Detection: Detection of Isolated Points, Line detection, edge models, Canny's edge detection algorithm , Edge linking : Local processing and boundary detection using regional processing (polygonal fitting) | 05 |
| | 4.2 | Thresholding : Foundation, Role of illumination and reflectance, Basic global thresholding | 01 |
| | 4.3 | Region Based segmentation: Region Growing, Region Splitting and merging | 02 |
| 5 | INTRODUCTION TO MACHINE VISION AND DESCRIPTORS | | 05 |
| | 5.1 | Principle of machine vision , real world applications, chain code, simple geometric border representation, Fourier Transform of boundaries, Boundary description using segment sequences | 03 |
| | 5.2 | Introduction to Texture, co-occurrence matrix | 02 |
| 6 | MACHINE VISION ALGORITHMS | | 08 |
| | 6.1 | Knowledge representation, Classification Principles, Classifier setting, Classifier Learning, Confusion Matrix | 02 |
| | 6.2 | K-means clustering algorithm, Introduction, bays decision theory continuous case, two category classification, Bayesian classifier ,Support vector machine | 06 |
| TOTAL | | | 39 |

Text Books:

1. Milan Sonka ,Vaclav Hlavac, Roger Boyle, “Image Processing, Analysis, and Machine Vision” Cengage Engineering, 3rd Edition, 2013
2. Gonzales and Woods, “Digital Image Processing”, Pearson Education, India, Third Edition,
3. R. O. Duda and P. E. hart, Pattern classification and scene analysis, Wiley Interscience publication
4. Christopher M. Bishop; Pattern Recognition and Machine Learning, Springer, 2006

Reference books:

1. Anil K.Jain, “Fundamentals of Image Processing”, Prentice Hall of India, First Edition, 1989.
2. W Pratt, “Digital Image Processing”, Wiley Publication, 3rd Edition, 2002
3. Forsyth and Ponce, Computer vision: A modern approach, PHI
4. Frank Y Shish ,Image Processing and Pattern Recognition: Fundamentals and Techniques, Wiley Wiley-IEEE Press, 2010

Internal Assessment (20-Marks):

Internal Assessment (IA) consists of two class tests of 20 marks each. IA-1 is to be conducted on approximately 40% of the syllabus and IA-2 will be based on remaining contents (approximately 40% syllabus but excluding contents covered in IA-I). Duration of each test shall be one hour. Average of the two tests will be considered as IA marks.

End Semester Examination (80-Marks):

Weightage to each of the modules in end-semester examination will be proportional to number of respective lecture hours mentioned in the curriculum.

1. Question paper will comprise of **total 06** questions, each carrying **20 marks**.
2. **Question No: 01** will be **compulsory** and based on entire syllabus wherein 4 to 5 sub-questions will be asked.
3. Remaining questions will be mixed in nature and randomly selected from all the modules.
4. **Total 04 questions** need to be attempted.

| Course Code | Course Name | Teaching Scheme (Contact Hours) | | | Credits Assigned | | | |
|-------------|--|------------------------------------|-----------|----------|------------------|-----------|----------|-------|
| | | Theory | Practical | Tutorial | Theory | Practical | Tutorial | Total |
| ECC604 | Artificial Neural Networks and Fuzzy Logic | 03 | -- | -- | 03 | -- | -- | 03 |

| Course Code | Course Name | Examination Scheme | | | | | | | | |
|-------------|--|---------------------|-------|------|-------------------|----|-------------------------|-----------|--------------------|-------|
| | | Theory Marks | | | | | Exam Duration (Hrs.) | Term Work | Practical and Oral | Total |
| | | Internal Assessment | | | End Sem. Exam. | | | | | |
| | | Test1 | Test2 | Avg. | | | | | | |
| ECC604 | Artificial Neural Networks and Fuzzy Logic | 20 | 20 | 20 | 80 | 03 | -- | -- | 100 | |

Course Prerequisites:

1. Basic linear Algebra
2. Engineering Mathematics-I to IV

Course Objectives:

1. To introduce the concepts and understanding of artificial neural networks
2. To provide adequate knowledge about supervised and unsupervised neural networks
3. To introduce neural network design concepts
4. To expose neural networks based methods to solve real world complex problems
5. To study the architecture of CNN and its application in image classification.
6. To introduce fuzzy logic and fuzzy inference systems

Course Outcomes:

After successful completion of the course, the student will be able to:

1. Comprehend the concepts of biological neurons and artificial neurons
2. Analyze the feed-forward and feedback neural networks and their learning algorithms.
3. Comprehend the neural network training and design concepts
4. Build a simple CNN model and apply in image classification
5. Analyze the application of neural networks and fuzzy logic to real world problems.

| Module No. | Topics | Hrs. |
|-------------------|--|-------------|
| 1.0 | Introduction to Neural Networks and their Basic Concepts | 07 |
| | Biological neuron and Artificial neuron, McCulloch-Pitts Model, Activation Function, various types of Activation Functions and types of Neural Network Architectures, Prerequisites for Training of Neural Networks. Linearly Separable and Linearly Non-Separable Systems with examples, Concepts of Supervised Learning, Unsupervised Learning, and Reinforcement Learning. Brief survey of applications of Neural Networks. | |
| 2.0 | Supervised Learning Neural Networks | 07 |
| | Perceptron - Single Layer Perceptron, Multilayer Perceptron and their Architecture. Error Functions: Mean Square Error and Sum Squared Error. Gradient Descent, Generalized delta rule, Error back propagation, Stopping Criteria for Training. | |
| 3.0 | Unsupervised Learning Neural Networks | 07 |
| | Competitive Learning Network – Kohonen Self-Organizing Networks – Architecture, Training Algorithm, Discrete Hopfield Network- Hopfield Matrix, Testing Algorithm, K-Means Clustering Algorithm. | |
| 4.0 | Algorithms of Neural Networks | 04 |
| | Basic concept of Machine Learning, Support Vector Machine (SVM) - Introduction and SVM based Binary Classifier, LMS Algorithm. | |
| 5.0 | Convolution Neural Network (CNN) | 07 |
| | Basic concept of Deep Learning, Convolution Operation, Overview of CNN Architecture, Input layer, Convolution layers, Pooling layers, Padding, Strided Convolutions, Rectified Linear Unit (ReLU), One Layer of a Convolutional Network, Fully Connected Layers, Complex Image Classification using CNN. | |
| 6.0 | Introduction to Fuzzy Inference System | 07 |
| | Introduction to Fuzzy Logic, Fuzzy Rules, Fuzzy Properties - Operations, Membership Functions, Fuzzification - Membership Value Assignments using Intuition Method, Defuzzification Methods -- Mean of Maxima and Centroid (Centre of Area) Methods, Fuzzy Inference System with reference to Mamdani Model, Brief Review of Applications of Fuzzy Logic to Speed Control of DC Motor and Washing Machine. | |
| | Total | 39 |

Text Books:

1. S. N. Sivanandam and S. N. Deepa, Introduction to Soft Computing, Wiley India Publications, 3rd Edition.
2. Simon Haykin, Neural Networks and Learning Machines, Pearson Prentice Hall, 3rd Edition
3. S. Rajasekaran and G. A. Vijayalakshmi Pai, Neural Networks, Fuzzy Logic, and Genetic Algorithms, PHI Learning Pvt. Ltd, 2003.
4. Practical Convolutional Neural Networks by Mohit Sewak, Md. Rezaul Karim, Pradeep Pujari, Packt Publishing, 2018.
5. Timothy J. Ross, Fuzzy Logic with Engineering Applications, Wiley India Publications, 3rd Edition.

References:

1. Hagan, Demuth, and Beale, Neural Network Design, Thomson Learning, 2nd Edition.
2. Simon Haykin, Neural Network- A Comprehensive Foundation, Pearson Education, 2nd Edition.
3. Christopher M. Bishop, Neural Networks for Pattern Recognition, Oxford University Press, 2005.
4. William W. Hsieh, Machine Learning Methods in the Environmental Sciences: Neural Network and Kernels, Cambridge University Press, 2009.
5. Ian Goodfellow, Yoshua Bengio, Aaron Courville, Deep Learning, MIT Press, 2016
6. S. N. Sivanandam, S. Sumathi, and S. N. Deepa, Introduction to Neural Network using Matlab, Tata McGraw-Hill Publications, 2006.
7. Mehrotra Kishan, Mohan C. K. Ranka Sanjay, Elements of Artificial Neural Networks, Penram International Publishing Pvt. Ltd, 2nd Edition.
8. J. M. Zurada, Introduction to Artificial Neural Systems, Jaico Publishers, 2006.
9. Bart Kosko, Neural Networks and Fuzzy Systems, Pearson Education, 2007.

Recommended NPTEL / Swayam Course and Online resources:

1. Course: Fuzzy Logic and Neural Networks by Prof. Dilip Kumar Pratihar, IIT Kharagpur
2. Course: Neural Network and Applications by Prof. Somnath Sengupta, IIT Kharagpur
3. Michael Nielsen, "Neural Networks and Deep Learning", Determination Press, 2015.
<http://neuralnetworksanddeeplearning.com/>

List of Suggested Experiments to be conducted in IPMV Laboratory (ECL 603):

1. **Classification of Non-linearly Separable Binary Pattern using Multilayer Perceptron Neural Network.**
2. **Pattern Clustering using K-means Algorithm.**
3. **Binary Pattern Restoration using Discrete Hopfield Neural Network.**
4. **Image Classification using Support Vector Machine.**
5. **Object Recognition using Convolutional Neural Network.**
6. **Design Fuzzy Controller for Washing Machine**

Internal Assessment (20-Marks):

Internal Assessment (IA) consists of two class tests of 20 marks each. IA-1 is to be conducted on approximately 40% of the syllabus completed, and IA-2 will be based on remaining contents (approximately 40% syllabus but excluding contents covered in IA-I). Duration of each test shall be one hour. Average of the two tests will be considered as IA marks.

End Semester Examination (80-Marks):

Weightage to each of the modules in end-semester examination will be proportional to number of respective lecture hours mentioned in the curriculum.

1. Question paper will comprise of **total 06** questions, each carrying **20 marks**.
2. **Question No: 01** will be **compulsory** and based on the entire syllabus wherein 4 to 5 sub-questions will be asked.
3. Remaining questions will be mixed in nature and randomly selected from all the modules.
4. Weightage of each module will be proportional to number of respective lecture hours as mentioned in the syllabus.
5. **Total 04 questions** need to be solved.

| Course Code | Course Name | Teaching Scheme (Contact Hours) | | | Credits Assigned | | | |
|----------------|----------------------|------------------------------------|-----------|----------|------------------|-----------|----------|-------|
| | | Theory | Practical | Tutorial | Theory | Practical | Tutorial | Total |
| ECCDLO 6011 | Mixed Signal VLSI | 03 | -- | -- | 03 | -- | -- | 03 |

| Course Code | Course Name | Examination Scheme | | | | | | | | |
|----------------|---------------------------|---------------------|-------|------|-------------------|----|-------------------------|-----------|--------------------|-------|
| | | Theory Marks | | | | | Exam Duration (Hrs.) | Term Work | Practical and Oral | Total |
| | | Internal Assessment | | | End Sem. Exam. | | | | | |
| | | Test1 | Test2 | Avg. | | | | | | |
| ECCDLO 6011 | Mixed Signal Design | 20 | 20 | 20 | 80 | 03 | -- | -- | 100 | |

Course Pre-requisite:

ECC302 – Electronic Devices and Circuits
ECC303 – Digital System Design
ECC403 – Linear Integrated Circuits
ECC503 – Digital VLSI

Course Objectives:

1. To know importance of Mixed Signal VLSI design in the field of Electronics and Telecommunication and emerging technologies.
2. To understand various methodologies for analysis and design of fundamental CMOS analog and mixed signal Circuits.
3. To learn various issues associated with high performance Mixed Signal VLSI Circuits
4. To design, implement and verify various mixed signal VLSI circuits using open source tools like Ngspice and Magic.

Course Outcomes:

After successful completion of the course student will be able to:

1. Know operation of the various building blocks of analog and mixed signal VLSI circuits.
2. Demonstrate the understanding of various building blocks and their use in design of analog and mixed signal circuits.
3. Derive expression for various performance measures of analog and mixed signal circuits in terms of parameters of various building blocks used to build the circuit.
4. Analyze and relate performance of analog and mixed signal VLSI circuits in terms of design parameters.
5. Evaluate and select appropriate circuit/configuration for given application.
6. Design analog and mixed signal VLSI circuits for given application.

| Module No. | Unit No. | Topics | Hrs. |
|------------|------------|--|-----------|
| 1.0 | | Integrated Circuit Biasing Techniques | 06 |
| | 1.1 | Active resistance, current source, current sink, simple current mirror, cascode current mirror | 03 |
| | 1.2 | Current and voltage references, Band gap reference generator | 03 |
| 2.0 | | Single Stage MOS Amplifiers | 08 |
| | 2.1 | Common-source stage (with resistive load, diode connected load, current-source load, triode load, source degeneration), source follower, common-gate stage, cascode stage, folded cascode stage, simulation of CMOS amplifiers using SPICE | 04 |
| | 2.2 | Single-ended operation, differential operation, basic differential pair, large-signal and small-signal behavior, common-mode response, differential pair with MOS loads, simulation of differential amplifiers using SPICE | 04 |
| 3.0 | | Noise in MOS Circuits | 06 |
| | 3.1 | Noise spectrum, correlated and uncorrelated noise sources, thermal noise, flicker noise, shot noise | 02 |
| | 3.2 | Representation of noise in circuits, noise in single stage CS, CD and CG amplifier | 02 |
| | 3.3 | Noise in differential pairs, noise bandwidth | 02 |
| 4.0 | | CMOS Operational Amplifier | 05 |
| | 4.1 | Design of Current Mirror Load Differential Amplifier | 02 |
| | 4.2 | Design of two stage Operational Transconductance Amplifier, OpAmp Compensation techniques | 03 |
| 5.0 | | Data Converter Fundamentals | 06 |
| | 5.1 | Analog versus digital discrete time signals, converting analog signals to data signals, sample and hold characteristics | 03 |
| | 5.2 | Mixed signal Layout issues, Floor planning, power supply and Ground issues, other interconnect Considerations | 03 |
| 6.0 | | Data Converter Architectures | 08 |
| | 6.1 | DAC architectures, digital input code, charge scaling DACs, Cyclic DAC, pipeline DAC | 04 |
| | 6.2 | ADC architectures, flash, pipeline ADC, integrating ADC, and successive approximation ADC | 04 |
| | | Total | 39 |

Text Books:

1. B. Razavi, “*Design of Analog CMOS Integrated Circuits*”, first edition, McGraw Hill, 2001.
2. P.E. Allen and D R Holberg, “*CMOS Analog Circuit Design*”, second edition, Oxford University Press, 2002.
3. R. Jacob Baker, “*CMOS Circuit Design, Layout and Simulation*”, Wiley, 2nd Edition, 2013

Reference Books:

1. Adel S. Sedra, Kenneth C. Smith, A.N. Chandorkar, “*Microelectronics Circuits Theory and Applications*”, Fifth Edition, Oxford University Press.
2. Gray, Meyer, Lewis and Hurst “*Analysis and design of Analog Integrated Circuits*”, 4th Edition Willey International, 2002
3. Tony Chan Carusone, David Johns, Kenneth Martin, “*Analog Circuit Design*”, Second Edition, Wiely

NPTEL / Swayam Course:

1. <https://nptel.ac.in/courses/117/101/117101105/>

Internal Assessment (20-Marks):

Internal Assessment (IA) consists of two class tests of 20 marks each. IA-1 is to be conducted on completion of approximately 40% of the syllabus and IA-2 will be based on remaining contents (approximately 40% syllabus but excluding contents covered in IA-I). Duration of each test shall be one hour. Average of the two tests will be considered as IA marks.

End Semester Examination (80-Marks):

Weightage to each of the modules in end-semester examination will be proportional to number of respective lecture hours mentioned in the curriculum.

1. Question paper will comprise of **total 06** questions, each carrying **20 marks**.
2. **Question No: 01** will be **compulsory** and based on entire syllabus wherein 4 to 5 sub-questions will be asked.
3. Remaining questions will be mixed in nature and randomly selected from all the modules.
4. Weightage of each module will be proportional to number of respective lecture hours as mentioned in the syllabus.
5. **Total 04 questions** need to be solved.

| Course Code | Course Name | Teaching Scheme (Hrs.) | | | Credits Assigned | | | |
|-------------|--|------------------------|-----------|----------|------------------|-----------|----------|-------|
| | | Theory | Practical | Tutorial | Theory | Practical | Tutorial | Total |
| ECCDLO 6012 | Computer Organisation and Architecture | 3 | -- | -- | 3 | -- | -- | 3 |

| Course Code | Course Name | Examination Scheme | | | | | | | |
|-------------|--|---------------------|--------|------|---------------|-------------------------|-----------|--------------------|-------|
| | | Theory Marks | | | | | Term Work | Practical and Oral | Total |
| | | Internal assessment | | | End Sem. Exam | Exam. Duration (in Hrs) | | | |
| | | Test 1 | Test 2 | Avg. | | | | | |
| ECCDLO 6012 | Computer Organisation and Architecture | 20 | 20 | 20 | 80 | 03 | -- | -- | 100 |

Course Pre-requisites:

ECC303-Digital System Design

ECC402-Microcontrollers

Course objectives:

1. To have a thorough understanding of the basic structure and operation of a digital computer.
2. To understand memory systems, processor organization and generation of control unit signals.
3. To demonstrate the operation of various arithmetic algorithm including integer and floating point representation.
4. To understand the working principles of multiprocessor and parallel organization's as advanced computer architectures.

Course outcomes:

After successful completion of the course student will be able to -

1. Describe Computer system along with I/O operations and performance measures.
2. Demonstrate data representation and different arithmetic algorithm for solving ALU operations.
3. Categorize memory organization and identify the function of each element of memory hierarchy.
4. Demonstrate control unit operations.
5. Articulate design issues in the development of Multiprocessor organization & architecture

| Module No. | Unit No. | Topics | Hrs |
|--------------|----------|---|-----------|
| 1 | | Computer Organization, Architecture and Performance | 8 |
| | 1.1 | Organization and Architecture, | |
| | 1.2 | Structure and Function, | |
| | 1.3 | Designing for Performance, | |
| | 1.4 | Multicore, MICs, and GPGPUs | |
| | 1.5 | Two Laws that Provide Insight: Amdahl's Law and Little's Law | |
| | 1.6 | Basic Measures of Computer Performance, | |
| | 1.7 | Calculating the Mean | |
| | 1.8 | Benchmarks and SPEC | |
| 2 | | Computer System | 6 |
| | 2.1 | Computer Components | |
| | 2.2 | Computer Function | |
| | 2.3 | Interconnection Structures | |
| | 2.4 | Bus Interconnection | |
| 3 | | Data Representation and Arithmetic Algorithms | 5 |
| | 3.1 | Unsigned & Signed multiplication- Add & Shift Method, Booth's algorithm. Unsigned & Signed division, Restoring and non-restoring division. | |
| | 3.2 | Integer and floating point representation, IEEE 754 standard for floating point (Single & double precision) number representation. | |
| 4 | | Memory System Organization | 7 |
| | 4.1 | Classification and design parameters, Memory Hierarchy ,Internal Memory: RAM, SRAM and DRAM | |
| | 4.2 | Cache Memory: Characteristics of Memory Systems, Cache Memory Principles, Elements of Cache, Cache Coherence. Design problems based on mapping techniques | |
| | 4.3 | Virtual Memory, External Memory : Magnetic Discs, Solid State Drive, Optical Memory, Flash Memories, RAID Levels | |
| 5 | | Control Unit Design | 8 |
| | 5.1 | Micro- Operations: The Fetch Cycle, The Indirect Cycle, The Interrupt Cycle, The Execute cycle, The Instruction Cycle | |
| | 5.2 | Control of the Processor: Functional Requirements, Control Signals, Internal Processor Organization | |
| | 5.3 | Hardwired Control Unit | |
| | 5.4 | Microinstructions Microprogrammed Control Unit, Advantages & disadvantages | |
| 6 | | Fundamentals of Advanced Computer Architecture | 5 |
| | 6.1 | Parallel Architecture: Classification of Parallel Systems, | |
| | 6.2 | Flynn's Taxonomy, Array Processors, Clusters, and NUMA Computers | |
| | 6.3 | Multiprocessor Systems : Structure & Interconnection Networks | |
| | 6.4 | Multi-Core Computers: Introduction, Organization and Performance. | |
| Total | | | 39 |

Text Books:

1. William Stallings "Computer Organization and Architecture Designing for Performance" Tenth Edition, Pearson Education.
2. C. Hamacher, Z. Vranesic and S. Zaky, "Computer Organization", McGrawHill,
3. Andrew S. Tanenbaum "Structured Computer Organization", Pearson, Sixth Edition

Reference books:

1. D. A. Patterson and J. L. Hennessy, "Computer Organization and Design -
2. Morris Mano. "Computer System Architecture" Pearson Publication, 3rd Edition, 2007
3. J .P. Hayes, "Computer Architecture and Organization", McGraw-Hill, 1998
4. B. Govindarajulu, "Computer Architecture and Organization: Design Principles and Applications", Second Edition, Tata McGraw-Hill.

Internal Assessment:

Assessment consists of two class tests of 20 marks each. The first class test is to be conducted when approximately 40% syllabus is completed and second class test when additional 40% syllabus is completed. The average marks of both the test will be considered for final Internal assessment. Duration of each test shall be of one hour.

End Semester Examination:

1. Question paper will comprise of 6 questions, each carrying 20 marks.
2. The students need to solve total 4 questions.
3. Question No.1 will be compulsory and based on entire syllabus.
4. Remaining question (Q.2 to Q.6) will be selected from all the modules.

| Course Code | Course Name | Teaching Scheme (Hrs.) | | | Credits Assigned | | | |
|-------------|------------------|------------------------|-----------|----------|------------------|-----------|----------|-------|
| | | Theory | Practical | Tutorial | Theory | Practical | Tutorial | Total |
| ECCDLO 6013 | Digital Forensic | 3 | -- | -- | 3 | -- | -- | 03 |

| Course Code | Course Name | Examination Scheme | | | | | | | | |
|-------------|------------------|---------------------|-------|------|----------------|----|----------------------|-----------|--------------------|-------|
| | | Theory Marks | | | | | Exam Duration (Hrs.) | Term Work | Practical and Oral | Total |
| | | Internal Assessment | | | End Sem. Exam. | | | | | |
| | | Test1 | Test2 | Avg. | | | | | | |
| ECCDLO 6013 | Digital Forensic | 20 | 20 | 20 | 80 | 03 | -- | -- | 100 | |

Course prerequisite:

ECC602: Computer Communication Networks

Course Objectives:

1. To understand cyber attacks and various categories of Cybercrime.
2. To discuss the need and process of digital forensics and Incident Response Methodology.
3. To explore the procedures for identification, preservation, and extraction of digital evidence.
4. To explore techniques and tools used in digital forensics for system investigation.
5. To discuss the investigation process of network and host based system intrusions.
6. To understand the laws related to Cybercrime

Course Outcomes:

On successful completion of the course, students will be able to

1. Study the various cybercrimes and its prevention methods.
2. Discuss the phases of Digital Forensics and methodology to handle the computer security incident.
3. Understand the process of collection, analysis and recovery of the digital evidence.
4. Explore various tools to perform the investigation of the crime scenario.
5. Investigate the process of monitoring and analysis of computer network traffic for network investigation.
6. Discuss the legal issues associated with the cyber laws.

| Module No. | Unit No. | Topics | Hrs. |
|------------|----------|---|-----------|
| 1.0 | | Introduction to Cybercrime and Hacking | 08 |
| | 1.1 | Cybercrime, Categories of Cybercrime (Cybercrime against people, Cybercrime Against property, Cybercrime Against Government), Types of cybercrime (Violent- Cyber terrorism, Assault by Threat, Cyberstalking, Child Pornography, Non-violent - Cybertrespass, Cyber Theft, Cyberfraud, Destructive Cybercrimes), Computers' role in crimes | |
| | 1.2 | Hacking, Life cycle of Hacking, Types of Hackers (White Hat hackers, Black Hat hackers, Grey Hat hackers), Hacking techniques, Passive and Active Attacks, Social Engineering, Attacks vs Vulnerabilities, Prevention of Cybercrime | |
| | | Self-learning topics: Distinction between computer crimes and conventional crimes. | |
| 2.0 | | Introduction to Digital Forensics | 07 |
| | 2.1 | Objectives of digital forensics, Process of digital forensics, Types of digital forensics, Challenges faced by digital forensics | |
| | 2.2 | Introduction to Incident - Computer Security Incident, Goals of Incident Response, CSIRT, Incident Response Methodology, Phase after detection of an incident | |
| | | Self-learning topics: Distinction between Computer virus, worm, Trojan horse and trap door. | |
| 3.0 | | Digital Evidence and Forensics Duplication | 07 |
| | 3.1 | Digital evidence, Admissibility of evidence, Challenges in evidence handling, collecting digital evidence, Preserving digital evidence, Documenting evidence | |
| | 3.2 | Necessity of forensic duplication, Forensic duplicates as admissible evidence, Forensic image formats, Forensic duplication techniques, Disk imaging, Analysis of forensic images using FTK Imager | |
| | | Self-learning topics: Digital Evidence Investigation using Autopsy | |
| 4.0 | | System Investigation | 08 |
| | 4.1 | Live/volatile data collection from Windows and Unix Systems | |
| | 4.2 | Investigating Windows systems, Investigating UNIX systems, Investigating applications, Web browsers, Email tracing | |
| | 4.3 | Recovering digital evidence, Acquiring, Analyzing and duplicating data: dd, dcfldd, foremost, scalpel | |
| | | Self-learning topics: Methods of storing data (RAM and Hard disk) | |
| 5.0 | | Network Forensics | 05 |
| | 5.1 | Introduction to intrusion detection systems, Types of IDS, Understanding network intrusion and attacks | |
| | 5.2 | Analyzing network traffic, collecting network based evidence, Evidence handling. Investigating routers | |
| | | Self-learning topics: Use of packet sniffing tools like Wireshark | |
| 6.0 | | Laws related to cyber crime | 04 |
| | | Constitutional law, Criminal law, Civil law, Levels of law: Local laws, State laws, Federal laws, International laws. Levels of culpability: Intent, Knowledge, Recklessness, Negligence. CFAA, DMCA, CAN Spam | |
| | | Self-learning topics: Relevant law to combat computer crime –Information Technology Act | |
| | | Total | 39 |

Text books

1. Kevin Mandia, Chris Prosise, "Incident Response and computer forensics", Tata McGrawHill, 2006
2. "Scene of the Cybercrime: Computer Forensics" Handbook 1st Edition, Kindle Edition
3. "Digital Forensics", Nilakshi Jain & Kalbande, Wiley Publication
4. "Cyber Security", Nina Godbole, Sunit Belapure, Wiley Publication

Reference books

1. Bill Nelson, Amelia Phillips, Christopher Steuart, "Guide to Computer Forensics and Investigations" . Cengage Learning, 2014
2. Debra Littlejohn Shinder Michael Cross "Scene of the Cybercrime: Computer Forensics Handbook", 2nd Edition Syngress Publishing, Inc.2008.
3. Marjie T. Britz, Computer Forensics and Cyber Crime, Pearson, Third Edition.

Suggested MOOCs for Self-Learning:

1. Course on "Ethical Hacking"
<https://nptel.ac.in/courses/106/105/106105217/>
2. Course on "Digital Forensics"
https://onlinecourses.swayam2.ac.in/cec20_lb06/preview
3. Course on "Computer Forensics"
<https://www.edx.org/course/computer-forensics>
4. Course on Cyber Incident Response
<https://www.coursera.org/learn/incident-response>
5. Course on "Penetration Testing, Incident Responses and Forensics"
<https://www.coursera.org/learn/ibm-penetration-testing-incident-response-forensics>

Internal Assessment (20-Marks):

Internal Assessment (IA) consists of two class tests of 20 marks each. IA-1 is to be conducted on approximately 40% of the syllabus and IA-2 will be based on remaining contents (approximately 40% syllabus but excluding contents covered in IA-I). Duration of each test shall be one hour. Average of the two tests will be considered as IA marks.

End Semester Examination (80-Marks):

Weightage to each of the modules in end-semester examination will be proportional to number of respective lecture hours mentioned in the curriculum.

1. Question paper will comprise of **total 06** questions, each carrying **20 marks**.
2. **Question No: 01** will be **compulsory** and based on entire syllabus wherein 4 to 5 sub-questions will be asked.
3. Remaining questions will be mixed in nature and randomly selected from all the modules.
4. **Total 04 questions** need to be attempted.

| Course Code | Course Name | Teaching Scheme (Hrs.) | | | Credits Assigned | | | |
|--------------------|----------------------------|------------------------|-----------|----------|------------------|-----------|----------|-------|
| | | Theory | Practical | Tutorial | Theory | Practical | Tutorial | Total |
| ECCDLO 6014 | Database Management System | 03 | -- | -- | 03 | -- | -- | 03 |

| Course Code | Course Name | Examination Scheme | | | | | | | | |
|--------------------|----------------------------|---------------------|--------|---------------------------|---------------|----|-------------------------|-----------|--------------------|-------|
| | | Theory Marks | | | | | Exam Duration (in Hrs.) | Term Work | Practical and Oral | Total |
| | | Internal assessment | | | End Sem. Exam | | | | | |
| | | Test 1 | Test 2 | Avg. of Test 1 and Test 2 | | | | | | |
| ECCDLO 6014 | Database Management System | 20 | 20 | 20 | 80 | 03 | -- | -- | 100 | |

Course Pre-requisite:

FEC 205 : C Programming
 ECL 304 : Skill Lab :- C++ and Java Programming
 ECL 405 : Skill Lab :- Python Programming

Course Objectives:

1. Learn and practice data modeling using the entity-relationship and developing database designs.
2. Understand the use of Structured Query Language (SQL) and learn SQL syntax.
3. Understand the needs of database processing and learn techniques for controlling the consequences of concurrent data access
4. Understand the concept of database security and privacy

Course Outcome:

After successful completion of the course student will be able to

1. Describe the fundamentals of database systems, different data models and design issues in database.
2. Understand the basics model of relational Algebra, calculus, transaction management, concurrency control, database security and privacy
3. Design ER diagram, relational schemas, apply concepts of normalization to relational database design.
4. Implement views, triggers and querying the database using SQL.

| Module No. | Unit No. | Topics | Hrs. |
|------------|------------|---|-----------|
| 1.0 | | Introduction to Databases | 02 |
| | 1.1 | Introduction to databases, History of database system, Benefits of Database system over traditional file system, relational databases, Three tier database architecture, Data independence | |
| 2.0 | | Data Models | 03 |
| | 2.1 | The importance of data models, Introduction to various data models (hierarchical, Network, Relational, Entity relationship and object model), Basic building blocks, Business rules, Degrees of data abstraction | |
| 3.0 | | Database Design, ER-Diagram and Unified Modeling Language | 08 |
| | 3.1 | Database design and ER Model: overview, ER-Model and its Constraints, ER-Diagrams, ERD Issues, weak entity sets | |
| | 3.2 | Codd's rules, Relational Schemas, Introduction to UML Relational database model: Logical view of data, keys, integrity rules. Relational Database design: features of good relational database design, atomic domain | |
| 4.0 | | Relational Algebra and Calculus | 09 |
| | 4.1 | Relational algebra: Introduction, Selection and projection, set operations, renaming, Joins, Division, syntax, semantics. | |
| | 4.2 | Operators, grouping and ungrouping, relational comparison. Calculus: Tuple relational calculus, Domain relational Calculus, calculus vs algebra, computational capabilities. | |
| | 4.3 | Normalization methods : 1NF, 2NF, 3NF, BCNF, 4NF, 5NF | |
| 5.0 | | Constraints, Views and SQL | 10 |
| | 5.1 | What is constraints, types of constrains, Integrity constraints, | |
| | 5.2 | SQL: data definition, aggregate function, Null Values, nested sub queries, Joined relations. Triggers. | |
| | 5.3 | Views: Introduction to views, data independence, security, updates on views, comparison between tables and views | |
| | 5.4 | ** SQL Tools : MySQL, ORACLE 10G, POSTGRESQL | |
| 6.0 | | Transaction management and Concurrency control | 07 |
| | 6.1 | Transaction management: ACID properties, serializability and concurrency control, Lock based concurrency control (2PL, Deadlocks), Time stamping methods, optimistic methods, database recovery management. | |
| | 6.2 | Database Security and privacy : Issues, Access Control based on grant and revoke privileges | |
| | | Total | 39 |

**** Teacher can select any one SQL Tool for implementation of SQL query**

Textbooks:

1. A Silberschatz, H Korth, S Sudarshan, “Database System and Concepts”, Fifth Edition McGraw-Hill
2. Rob, Coronel, “Database Systems”, Seventh Edition, Cengage Learning.
3. Ramez Elmasri, Shamkant B. Navathe, “Fundamentals of Database System”, Seventh Edition, Person.
4. G. K. Gupta, “Database Management Systems”, McGraw – Hill.

Reference Books:

1. Peter Rob and Carlos Coronel, “Database Systems Design, Implementation and Management”, Thomson Learning, 5th Edition.
2. P.S. Deshpande, “SQL and PL/SQL for Oracle 11g, Black Book”, Dreamtech Press
3. Mark L. Gillenson, Paulraj Ponniah, “Introduction to Database Management”, Wiley
4. Raghu Ramkrishnan and Johannes Gehrke, “Database Management Systems”, TMH
5. Debabrata Sahoo “Database Management Systems| Tata McGraw Hill, Schaum’s Outline

E-Resources:

1. <https://www.w3schools.in/dbms/>
2. <https://www.tutorialspoint.com/dbms/index.htm>
3. <https://www.studytonight.com/dbms/>

Self-Learning: Suggested Case Studies (Any such cases can be selected by Teacher)

1. Library Management System
2. Hospital Management System
3. Pharmacy Management System
4. Human Resource Database Management System in Java
5. Students Database Management System
6. Employee Management System
7. Inventory Control Management database

Internal Assessment (20-Marks):

Internal Assessment (IA) consists of two class tests of 20 marks each. IA-1 is to be conducted on approximately 40% of the syllabus and IA-2 will be based on remaining contents (approximately 40% syllabus but excluding contents covered in IA-I). Duration of each test shall be one hour. Average of the two tests will be considered as IA marks.

End Semester Examination (80-Marks):

Weightage to each of the modules in end-semester examination will be proportional to number of respective lecture hours mentioned in the curriculum.

1. Question paper will comprise of **total 06** questions, each carrying **20 marks**.
2. **Question No: 01** will be **compulsory** and based on entire syllabus wherein 4 to 5 sub-questions will be asked.
3. Remaining questions will be mixed in nature and randomly selected from all the modules.
4. **Total 04 questions** need to be attempted.

| Course Code | Course Name | Teaching Scheme (Hrs.) | | | Credits Assigned | | | |
|-------------|----------------------|------------------------|-----------|----------|------------------|-----------|----------|-------|
| | | Theory | Practical | Tutorial | Theory | Practical | Tutorial | Total |
| ECCDLO 6015 | IoT and Industry 4.0 | 3 | - | -- | 3 | -- | -- | 03 |

| Course Code | Course Name | Examination Scheme | | | | | | | | |
|-------------|----------------------|---------------------|--------|---------------------------|---------------|----|----------------------|----------------|--------------------|-------|
| | | Theory Marks | | | | | Exam Duration (Hrs.) | Term Work Oral | Practical and Oral | Total |
| | | Internal assessment | | | End Sem. Exam | | | | | |
| | | Test 1 | Test 2 | Avg. of Test 1 and Test 2 | | | | | | |
| ECCDLO 6015 | IoT and Industry 4.0 | 20 | 20 | 20 | 80 | 03 | -- | -- | 100 | |

Course pre-requisite:

ECM401: Mini Project – 1 B

ECC402: Microcontrollers

ECL404: Skill based Lab Course

ECM501: Mini Project 2A Embedded System Project

Course Objectives:

1. To offer introduction to Internet of Things and industry 4.0 standard
2. To understand the design features of Internet of Things (IoT)
3. To understand concepts of data management and data analytics in IoT
4. To understand the concept and framework of industry 4.0 standard
5. To understand the application of IoT and Industry 4.0 standard.

Course Outcome:

On successful completion of the course the students will be able to:

1. Discuss case studies and use cases of IoT design.
2. Illustrate various protocols of web connectivity.
3. Understand and use tools for data management and analytics in IoT.
4. Explain various frameworks for industry 4.0 standards.
5. Prepare case studies on applications of IIOT.
6. Understand advanced concepts and applications of industry 4.0

| Module No. | Unit No. | Topics | Hrs. |
|--------------|------------|---|-----------|
| 1 | | Introduction to IoT | 04 |
| | 1.1 | Introduction - Defining IoT, Characteristics of IoT, Physical design of IoT, Logical design of IoT, Functional blocks of IoT, Sources of IoT, IoT and M2M - IoT/M2M System layers and Design standardization, Difference between IoT and M2M | |
| | 1.2 | Defining Specifications About - Purpose & requirements, process, domain model, information model, service, IoT level, Functional view, Operational view, Device and Component Integration, Application Development, Case Study | |
| 2 | | Network & Communication aspects | 08 |
| | 2.1 | Design Principles & Web Connectivity - Web Communication Protocols for connected devices, Web connectivity using Gateway, SOAP, REST, HTTP, RESTful and Web Sockets (Publish—Subscribe), MQTT, AMQP, CoAP Protocols | |
| | 2.2 | Internet Connectivity: - Internet connectivity, Internet based communication, IP addressing in IoT, Media Access Control, Application Layer Protocols. LPWAN Fundamentals: LORA, NBIoT, CAT LTE MI, SIGFOX, Case Study | |
| 3 | | Data Management and Analytics for IoT | 08 |
| | 3.1 | Introduction, Apache Hadoop, Using Hadoop MapReduce for Batch Data Analysis, Apache Oozie, Apache Spark, ApacheStorm, Using Apache Storm for Real-time Data Analysis | |
| | 3.2 | Analysis, Structural Health Monitoring Case Study, Tools for IoT:- Chef, Chef Case Studies, Puppet, Puppet Case Study- Multi-tier Deployment, NETCONF-YANG Case Studies, IoT Code Generator | |
| 4.0 | | Introduction to Industry 4.0 | 08 |
| | 4.1 | Industry 4.0: Managing the Digital Transformation, Conceptual framework for Industry 4.0, Industrial IoT (IIoT) - Introduction, Business Model and Reference Architecture, Industrial IoT-Layers, Sensing, Processing, Communication. | |
| | 4.2 | Cyber Physical Systems and Next Generation Sensors, Collaborative Platform and Product Lifecycle Management, Augmented Reality and Virtual Reality | |
| 5.0 | | Introduction to Industrial IoT (IIoT) | 06 |
| | 5.1 | Industrial IoT- Application Domains: Healthcare, Power Plants, Inventory Management & Quality Control, Plant Safety and Security, Facility Management. | |
| | 5.2 | Artificial Intelligence, Cybersecurity in Industry 4.0, Internet of Things for Industry 4.0 Design, Challenges and Solutions | |
| 6.0 | | Industry 4.0 Technologies and Applications | 05 |
| | 6.1 | Internet of Things and New Value Proposition.: Examples for IoTs Value Creation in Different Industries., IoTs Value Creation Barriers: Standards, Security and Privacy Concerns | |
| | 6.2 | Introduction to Industry 5.0, Human Machine Interaction, cognitive computing with human intelligence, Case study on AI based solutions | |
| Total | | | 39 |

Text books:

1. Arshdeep Bahga and Vijay Madisetti, “Internet of Things: A Hands-on Approach, Universities Press.
2. Raj Kamal, “ Internet of Things: Architecture and Design Principles”, McGraw Hill Education ,First edition
3. Radha Shankarmani, M Vijayalakshmi, ”Big Data Analytics”, Wiley Publications,
4. Andrew Minter ,”Analytics for the Internet of Things(IoT)”,Kindle Edition
5. Giacomo Veneri , Antonio Capasso,” Hands-On Industrial Internet of Things: Create a powerful Industrial IoT infrastructure using Industry 4.0”, Packt

Suggested reference material (research papers):

1. <https://www.mdpi.com/2071-1050/11/16/4371/pdf>- Industry 5.0—A Human-Centric Solution – MDPI (open access)
2. https://www.researchgate.net/profile/Mary-Doyle-Kent/publication/336819748_Industry_50_Is_the_Manufacturing_Industry_on_the_Cusp_of_a_New_Revolution/links/5e84b810a6fdcca789e5ff75/Industry-50-Is-the-Manufacturing-Industry-on-the-Cusp-of-a-New-Revolution.pdf - Industry 5.0: Is the Manufacturing Industry on the Cusp of a New Revolution?

Reference books

1. Alp Ustundag Emre Cevikcan,” Industry 4.0: Managing The Digital Transformation”, Springer Series in Advanced Manufacturing
2. G. R. Kanagachidambaresan, R. Anand, E. Balasubramanian, V. Mahima, Internet of Things for Industry 4.0. EAI/Springer Innovations in Communication and Computing
3. The Internet of Things (Connecting objects to the web) by Hakima Chaouchi (Wiley Publications).
4. The Internet of Things (MIT Press) by Samuel Greengard
5. Adrian McEwen, Hakim Cassimally, : Designing the Internet of Things”, Paperback,First Edition

Suggested MOOCs:

1. https://onlinecourses.nptel.ac.in/noc20_cs69 - Introduction to Industry 4.0 and Industrial Internet of Things, By Prof. Sudip Misra, IIT Kharagpur
2. <https://www.edx.org/course/industry-40-how-to-revolutionize-your-business> - Industry 4.0: How to Revolutionize your Business
3. https://onlinecourses.nptel.ac.in/noc21_cs17 - Introduction to internet of things, by Prof. Sudip Misra , IIT Kharagpur
4. https://onlinecourses.nptel.ac.in/noc21_cs08 - Embedded Systems Design
5. By Prof. Anupam Basu, IIT Kharagpur

Recommended list of tools for self learning:

1. Node Red - <https://nodered.org/>
2. M2MLabs Mainspring - <http://www.m2mlabs.com/>
3. Tensor Flow - <https://www.tensorflow.org/>
4. Things Speak - <https://thingspeak.com/>

Internal Assessment (20-Marks):

Internal Assessment (IA) consists of two class tests of 20 marks each. IA-1 is to be conducted on approximately 40% of the syllabus and IA-2 will be based on remaining contents (approximately 40% syllabus but excluding contents covered in IA-I). Duration of each test shall be one hour. Average of the two tests will be considered as IA marks.

End Semester Examination (80-Marks):

Weightage to each of the modules in end-semester examination will be proportional to number of respective lecture hours mentioned in the curriculum.

1. Question paper will comprise of **total 06** questions, each carrying **20 marks**.
2. **Question No: 01** will be **compulsory** and based on entire syllabus wherein 4 to 5 sub-questions will be asked.
3. Remaining questions will be mixed in nature and randomly selected from all the modules.
4. **Total 04 questions** need to be attempted.

| Course Code | Course Name | Teaching Scheme (Contact Hours) | | | Credits Assigned | | | |
|-------------|-------------------|---------------------------------|-----------|----------|------------------|-----------|----------|-------|
| | | Theory | Practical | Tutorial | Theory | Practical | Tutorial | Total |
| ECCDLO 6016 | Radar Engineering | 03 | -- | -- | 03 | -- | -- | 03 |

| Course Code | Course Name | Examination Scheme | | | | | | | |
|-------------|-------------------|---------------------|-------|------|----------------|----------------------|-----------|--------------------|-------|
| | | Theory Marks | | | | Exam Duration (Hrs.) | Term Work | Practical and Oral | Total |
| | | Internal Assessment | | | End Sem. Exam. | | | | |
| | | Test1 | Test2 | Avg. | | | | | |
| ECCDLO 6016 | Radar Engineering | 20 | 20 | 20 | 80 | 03 | -- | -- | 100 |

Pre requisites:

ECC405 - Principles of Communication Engineering

Course objectives:

1. To interpret Radar equations
2. To explain different types of radar
3. To introduce RADAR transmitters and receivers for given conditions
4. To understand/ implement the plotting for given RADAR target

Course outcomes:

After successful completion of the course student will be able to

1. Explain generalized concept of RADAR.
2. Solve problems using radar equations.
3. Describe different types of radar for specific application.
4. Explain concept of tracking radar.
5. Plot the RADAR target from given specification.

| Module No. | Unit No. | Topics | Hrs. |
|--------------|------------|--|-----------|
| 1.0 | | Introduction to Radar and Radar Equation | 08 |
| | 1.1 | Basics Radar, Radar equation, Block Diagram, Radar Frequencies | |
| | 1.2 | Detection of signal in noise, Receiver Noise and Signal-to-noise Ratio | |
| | 1.3 | Probability of detection and false alarm: Simple, complex Targets, Pulse Repetition Fr | |
| 2.0 | | MTI and Pulse Doppler Radar | 08 |
| | 2.1 | Introduction to Doppler and MTI radar, Doppler frequency shift | |
| | 2.2 | Simple CW Doppler radar, MTI radar block diagram | |
| | 2.3 | Delay line canceler | |
| | 2.4 | Moving-target-detection | |
| | 2.5 | Pulse Doppler radar | |
| 3.0 | | Tracking Radar | 06 |
| | 3.1 | Monopulse tracking | |
| | 3.2 | Conical scan and sequential lobbing | |
| | 3.3 | Limitation of tracking accuracy , Low angle tracking | |
| 4.0 | | Radar Transmitters and Receivers | 06 |
| | 4.1 | Radar RF power sources: Klystron | |
| | 4.2 | Travelling wave tube | |
| | 4.3 | Magnetron | |
| | 4.4 | Radar Receiver: Superheterodyne Receiver | |
| 5.0 | | Radar Clutters and landing system | 06 |
| | 5.1 | Types of clutter : surface clutter, sea clutter, land clutter | |
| | 5.2 | Instrument landing system | |
| | 5.3 | Ground controlled approach, Microwave landing system | |
| | 5.4 | Radar altimeter | |
| 6.0 | | General ideas on RADAR plotting | 05 |
| | 6.1 | Radar plotting -general ideas | |
| | 6.2 | Relative plotting (passive derivations), Relative plotting (action taken by target) | |
| | 6.3 | Radar Display: Types of displays | |
| Total | | | 39 |

Text Books:

1. Merrill Skolnik,—Introduction to RADAR Systems,Tata McGrawHill, Third Edition
2. Merrill Skolnik,—RadarHandbook, TataMcgrawHill, Second Edition
3. Dr. A. K. Sen, Dr. A. B. Bhattacharya- Radar Systems and Radio Aids to Navigation
Khanna Publishers

Reference books:

1. Mark A.Richards,James A.Scheer, William A.Holm, —Principles of Modern Radar
Basic Principals, ScitechPublishing.
2. SimonKingsley,ShaunQuegon,—UnderstandingRadarSystems,ScientechPublishing
Inc.
3. G.S. N.Raju, —Radar Engineering and Fundamentals of Navigational Aids, I. K
International publishing House Pvt.Ltd.
4. Dr. Arjun Singh -Radar Systems and Radio Aids to Navigation,McGraw-Hill Education
Private Limited
5. CAPT. H. SUBRAMANIAM- Shipborne Radar And Arpa Nutshell Series Book3

Online Resource:

1. NPTEL online Course: <https://nptel.ac.in/courses/108/105/108105154/>

Internal Assessment (20-Marks):

Internal Assessment (IA) consists of two class tests of 20 marks each. IA-1 is to be conducted on approximately 40% of the syllabus completed and IA-2 will be based on remaining contents (approximately 40% syllabus but excluding contents covered in IA-I). Duration of each test shall be one hour. Average of the two tests will be considered as IA marks.

End Semester Examination (80-Marks):

Weightage to each of the modules in end-semester examination will be proportional to number of respective lecture hours mentioned in the curriculum.

1. Question paper will comprise of **total 06** questions, each carrying **20 marks**.
2. **Question No: 01** will be **compulsory** and based on entire syllabus wherein 4 to 5 sub-questions will be asked.
3. Remaining questions will be mixed in nature and randomly selected from all the modules.
4. Weightage of each module will be proportional to number of respective lecture hours as mentioned in the syllabus.
5. **Total 04 questions** need to be solved.

| Course Code | Course Name | Teaching Scheme | | | Credits Assigned | | | |
|-------------|----------------------------------|-----------------|-----------|----------|------------------|--------------|----------|-------|
| | | Theory | Practical | Tutorial | Theory | TW/Practical | Tutorial | Total |
| ECL601 | Electromagnetics and Antenna Lab | -- | 02 | -- | -- | 1 | -- | 1 |

| Course Code | Course Name | Examination Scheme | | | | | | | |
|-------------|----------------------------------|---------------------|--------|---------------------------|---------------|----|-----------|--------------------|-------|
| | | Theory Marks | | | | | Term Work | Practical and Oral | Total |
| | | Internal assessment | | | End Sem. Exam | | | | |
| | | Test 1 | Test 2 | Ave. of Test 1 and Test 2 | | | | | |
| ECL601 | Electromagnetics and Antenna Lab | -- | -- | -- | -- | 25 | 25 | 50 | |

Prerequisites:

1. Vector Calculus
2. Fundamental concepts of electricity and magnetism

Course Objective:

The objective of the course is to make student familiar with Maxwell's equation and its usefulness to describe different electromagnetic phenomena such as wave propagation, radiations from antenna etc.

Course Outcomes:

After successful completion of the course student will be able to

1. Students will be able to describe electromagnetics field including static and dynamic in terms of Maxwell's equations.
2. Students will be able to apply Maxwell's equation to solve various electromagnetic phenomenon such as electromagnetic wave propagation in different medium, power in EM wave.
3. Students will derive the field equations for the basic radiating elements and describe basic antenna parameters like radiation pattern, directivity, gain etc.
4. Students will be able to implement different types of the antenna structures such as Antenna arrays, Microstrip antenna and reflector antenna etc.

SUGGESTED LIST OF EXPERIMENTS

| Sr. No. | NAME OF EXPERIMENTS |
|---------|---|
| 1. | Study different Antenna parameters (compulsory to use: FSM, Spectrum Analyzer and VNA) |
| 2. | Introduction to Different Antenna Types |
| 3. | Study of Wire Antenna, (Radiation pattern of dipole, folded dipole and Monopole antenna, various loops) |
| 4. | Study of Directive antenna, Yagi-Uda Antenna |
| 5. | Study of Broad-band Antenna, Log-periodic Antenna |
| 6. | Study of Antenna Arrays (Broadside, End-fire, Parametric study for various arrays parameters) |
| 7. | Study of Aperture Antennas (Parabolic/ Hyperbolic/ Horn , with or without Reflector) |
| 8. | Study of Regular shaped Microstrip Antenna |
| 9. | Small Project report can be considered as a part of term-work (Design, Simulation and validation). |
| 10. | Case Study of Recent reported variations of Antenna types (Paper from reputed journal is to be referred and thoroughly study and present the report, maximum four students per group) |

Term Work:

At least 08 Experiments including 02 simulations covering entire syllabus must be given during the — Laboratory session batch wise”.

Computation/ simulation-based experiments are also encouraged. The experiments should be students centric, and attempt should be made to make experiments more meaningful, interesting and innovative. Application oriented one mini project can be conducted for maximum batch of four students.

| Course Code | Course Name | Teaching Scheme (Hrs.) | | | Credits Assigned | | | |
|-------------|---|------------------------|-----------|----------|------------------|-----------|----------|-------|
| | | Theory | Practical | Tutorial | Theory | Practical | Tutorial | Total |
| ECL602 | Computer Communication Network Laboratory | - | 02 | - | -- | 01 | -- | 01 |

| Course Code | Course Name | Examination Scheme | | | | | | |
|-------------|---|---------------------|--------|---------------------------|---------------|-----------|--------------------|-------|
| | | Theory Marks | | | | Term Work | Practical and Oral | Total |
| | | Internal assessment | | | End Sem. Exam | | | |
| | | Test 1 | Test 2 | Avg. of Test 1 and Test 2 | | | | |
| ECL602 | Computer Communication Network Laboratory | -- | -- | -- | -- | 25 | 25 | 50 |

Lab Course Outcomes: -

Upon completion of the computer communication networks lab, the students will be able to:

- Design a small or medium sized computer network including media types, end devices, and interconnecting devices that meets a customer's specific needs.
- Perform configurations on routers and Ethernet switches.
- Demonstrate knowledge of programming for network communications.
- Simulate computer networks and analyze the simulation results.
- Troubleshoot connectivity problems in a host occurring at multiple layers of the OSI model.
- Develop knowledge and skills necessary to gain employment as computer network engineer and network administrator.

Laboratory plan

Minimum of 8 practicals should be conducted and a mini project.

Suggested list of experiments:

1. To study basic networking commands. (Linux/Netkit)
2. To prepare a patch cable (straight-through, crossover, rollover) using UTP, RJ-45 and crimping tool. Test the cable using a cable tester and use it in LAN.
3. To configure and compare different network topologies using Cisco Packet Tracer
4. To study and compare network hardware components using Cisco Packet Tracer
5. To configure static routes in a network using Cisco Packet Tracer.
6. To configure a network with Distance Vector Routing Protocol-RIP using Cisco Packet Tracer and check the updated routing tables.
7. To configure a network with Path Vector Routing Protocol- BGP using Cisco Packet Tracer and check the updated routing tables.

8. To configure a network with Link state Routing Protocol- OSPF using Cisco Packet Tracer and check the updated routing tables.
9. To configure a network with Hybrid Routing Protocol- EIGRP using Cisco Packet Tracer and check the updated routing tables.
10. To perform subnetting using Cisco Packet Tracer/Netkit
11. To install a network simulator (NS2.35), create a wired network and compare the performance of TCP and UDP **or** Compare TCP and UDP performance using Netsim
12. To Simulate and study stop and Wait protocol using NS 2.35/ C++
13. To Simulate Sliding Window protocol using NS 2.35/C++
14. To Simulate and study the implementation of TCP/IP stack using wireshark (observe the protocols, data formats, header structures, addresses, payload sizes and encapsulation at each layer)
15. To perform HDLC bit stuffing and de-stuffing using C++
16. To configure DNS, DHCP, TELNET, FTP, SMTP server (any one) on Cisco Packet Tracer
17. To compare performance of ALOHA and Slotted ALOHA using Netsim.

Term Work: At least **08 Experiments** covering entire syllabus must be given during the “Laboratory session batch wise”. Computation/simulation based experiments are also encouraged. The experiments should be students centric and attempt should be made to make experiments more meaningful, interesting and innovative. Application oriented **one mini-project** can be conducted for a batch of maximum four students.

Term work assessment must be based on the overall performance of the student with every experiment and assignment graded from time to time. The grades will be converted to marks as per “**Credit and Grading System**” manual and should be added and averaged. Based on above scheme grading and term work assessment should be done. The practical and oral examination will be based on entire syllabus.

Termwork marks distribution: Journal and practical Performance: 15 marks

Attendance: 5 marks

Assignment: 5 marks

| Course Code | Course Name | Teaching Scheme | | | Credits Assigned | | | |
|-------------|--|-----------------|-----------|----------|------------------|-----------|----------|-------|
| | | Theory | Practical | Tutorial | Theory | Practical | Tutorial | Total |
| ECL603 | Image Processing and Machine Vision Laboratory | -- | 02 | -- | -- | 1 | -- | 1 |

| Course Code | Course Name | Examination Scheme | | | | | | |
|-------------|--|---------------------|--------|------|---------------|-----------|--------------------|-------|
| | | Theory Marks | | | | Term Work | Practical and Oral | Total |
| | | Internal assessment | | | End Sem. Exam | | | |
| | | Test 1 | Test 2 | Avg. | | | | |
| ECL603 | Image Processing and Machine Vision Laboratory | -- | -- | -- | -- | 25 | 25 | 50 |

Prerequisites:

1. Python Programming Skill Lab

Course Objectives:

1. To teach implementing basic theoretical concepts in Image Processing and Machine Vision using relevant software.
2. To give an exposure to students to object recognition/ classification techniques in Machine Vision.
3. To facilitate students for understanding practical aspects of Image Processing and Machine Vision through an application.

Course Outcomes:

After successful completion of the course student will be able to

1. perform enhancement of digital images in spatial and frequency domain
2. perform edge detection and morphological operations on digital images
3. classify patterns using standard Machine vision classification techniques like SVM
4. apply theoretical knowledge in image processing and machine vision to practical case studies

SUGGESTED LIST OF EXPERIMENTS

1. Eight experiments covering the whole syllabus with proportional weightage to Image Processing and Machine Vision, to be set with predefined and concrete objective problem statement.
2. At least 5 programs to be conducted in python programming
3. At least 1 case study from suggested ones to be conducted in lab.
4. An attempt should be made to make experiments more meaningful, interesting and innovative.
5. Conduct three experiment based on application of **Neural Network and Fuzzy logic** for Image Processing.

| Sr. No. | NAME OF EXPERIMENTS |
|---------|---|
| 1. | Point Processing Methods - Negative, Log, Power law, Contrast stretching, Bit plane slicing |
| 2. | Histogram calculation and equalization |
| 3. | Spatial Domain Filtering: 1. Smoothing filters 2. Sharpening with Laplacian 3. Unsharp masking & high boost filtering 4. Edge detection using 1 st and 2 nd order derivatives |
| 4. | Frequency Domain Filtering : Ideal, Butterworth and Gaussian |
| 5. | Morphological operation – Erosion, dilation, opening, closing, hit-miss transform, Boundary extraction |
| 6. | Image segmentation using global Thresholding Algorithm |
| 7. | Shape representation using chain code |
| 8. | Canny edge detection |
| 9. | Feature extraction using co-occurrence matrix |
| 10. | Classification using k-means algorithm |
| 11. | Classification using Basiyan classifier |
| 12. | Basic binary classification of any data or pattern using Support Vector Machine. |
| 13. | Case Study : 1. Face recognition 2. Finger print identification 3. License plate recognition |

| Course Code | Course Name | Teaching Scheme (Contact Hours) | | | Credits Assigned | | | |
|-------------|--|------------------------------------|-----------|----------|------------------|-----------|----------|-------|
| | | Theory | Practical | Tutorial | Theory | Practical | Tutorial | Total |
| ECL604 | Skill Laboratory: Linux & Networking & Server Configuration | -- | 04 | -- | -- | 02 | -- | 02 |

| Course Code | Course Name | Examination Scheme | | | | | | | |
|-------------|--|---------------------|--------|----|---------------------------|------------------|-----------|--------------------|-------|
| | | Theory Marks | | | | End Sem. Exam | Term Work | Practical and Oral | Total |
| | | Internal assessment | | | Avg. of Test 1 and Test 2 | | | | |
| | | Test 1 | Test 2 | | | | | | |
| ECL604 | Skill Laboratory: Linux & Networking & Server Configuration | -- | -- | -- | -- | 25 | 25 | 50 | |

Course pre-requisite:

FEL204__C-Programming

Course Objectives:

1. Install Linux and implement standard Linux commands
2. Study basic theory of Linux Operating System
3. Implement the system administrative functionality
4. To write shell script programs to solve problems
5. Study basic commands of networking
6. Develop implementation skill of different servers on Linux

Course Outcome:

After successful completion of the course student will be able to :-

1. Install Linux using different platform and execute standard Linux commands.
2. Describe the basic knowledge of Linux Operating System
3. Deploy the system administrative functionality
4. Solve the problems using shell script programming
5. Develop network based applications
6. Apply the Linux commands using programming skill to deploy different servers like ftp, telnet etc.

| Module No. | Unit No. | Topics | Hrs. |
|------------|------------|--|-----------|
| 1.0 | | Overview of Linux | 08 |
| | 1.1 | Installing Software on Debian Based Linux: Debian, Ubuntu, Kali Linux | |
| | 1.2 | Overview of Unix and Linux architectures, Linux files system, Linux standard directories, Linux Directory Structure, Basic Linux Commands, Linux Networking commands, Viewing Files and the Nano Editor, Editing Files in Vi, Graphical Editors, Deleting, Copying, Moving, and Renaming Files | |
| 2.0 | | Linux OS | 06 |
| | 2.1 | Linux Design Principles, Linux Booting Process, Kernel Modules, Process Management, Scheduling, Memory Management, Input and Output, Inter-process Communication. | |
| 3.0 | | System Administration | 08 |
| | 3.1 | Common administrative tasks, Configuration and log files, Role of system administrator, Managing user accounts –adding, deleting users, Changing permissions and ownerships, Creating and managing groups, Modifying group attributes. | |
| | 3.2 | Temporary disabling of users accounts, Creating and mounting file system, becoming super user using su, Getting system information with uname, host name. Disk partitions & sizes, users, kernel, installing and removing packages, rpm command | |
| 4.0 | | Shell programming | 12 |
| | 4.1 | Basics of shell programming, various types of shell available in Linux, Shell programming in bash, Conditional statements, Looping statements, Case statements, Parameter passing and arguments | |
| | 4.2 | System shell variables, Shell variables, shell keywords, Creating Shell programs for automating system tasks, Scheduling repetitive jobs using cron. | |
| 5.0 | | Linux Networking | 08 |
| | 5.1 | Basics of Network Management, Setting up Dynamic and Static Addressing, Monitoring network services, Talking with DNS Servers, Remote System Administration with OpenSSH-Server & Putty. | |
| | 5.2 | TCP/IP Networking for Linux System Administrators, DNS and hostnames, DHCP, , Network Troubleshooting. | |
| 6.0 | | Servers and Configurations | 10 |
| | 6.1 | Create and configure DHCP, Mail, DNS, FTP, Squid, Apache, Telnet, Samba servers | |
| | | Total | 52 |

Suggested List of Experiments:

| Sr. | Title |
|-----|---|
| 1 | Linux Installation process using following method CD-ROM, Network Installation or Kickstart Installation. |
| 2 | Basic commands to create users, change permission, software selection and installation and do changes in Grub file. |
| 3 | Practical on configuration of Linux disk Management such as SWAP, LVM, RAID, Primary Partition, Extended Partition and Linux files system. |
| 4 | Write a shell script to show various system configuration like currently logged user and his logname, your current shell, home directory, operating system type, current path setting, current working directory, show currently logged number of users, show memory information, Hard disk information like size of hard-disk, cache memory, model etc, and file system mounted. |
| 5 | Write a shell script to add user and password on Linux system. |
| 6 | Write a shell script to print last login details. |

| | |
|----|---|
| 7 | Write a shell script to upgrade and cleans the system automatically instead of doing it manually. |
| 8 | Write a shell script to delete all log files present inside your var/log directory. |
| 9 | Write a script that accepts the hostname and IP address as command-line arguments and adds them to the /etc/hosts file. |
| 10 | Write a awk script to find the number of characters, words and lines in a file? |
| 11 | Write a shell script that delete all lines containing a specified word |
| 12 | write a shell script to find the factorial of given integer |
| 13 | Configuration of DHCP Server and Client |
| 14 | Configuration of DNS Server with Domain Name. |
| 15 | Configuration of NFS File server and transfer files to a windows client. |
| 16 | Setting up a Samba Server and creating a print server. |
| 17 | Configuration of Internet Server by creating a Proxy Server and configure browser to use as a proxy. |
| 18 | Configuration of Mail Server |
| 19 | Configuration of Web Server. |
| 20 | Configuration of FTP server and transfer files to demonstrate the working of the same. |

Text books:

1. YeswantKanethkar – “UNIX Shell Programming”, First edition, BPB.
2. Cristopher Negus – “Red Hat Linux Bible”, Wiley Dreamtech India 2005 edition..
3. Jason Cannon ,”Linux for Beginners: An Introduction to the Linux Operating System and Command line”
4. W. Stevens , Stephen Rago , “Advanced Programming in the UNIX Environment”, Addison-Wesley Professional Computing Series

Reference books:

1. Official Red Hat Linux Users guide by Redhat, Wiley Dreamtech India
2. Graham Glass & King Ables – UNIX for programmers and users, Third Edition, Pearson Education.
3. Neil Mathew & Richard Stones – Beginning Linux Programming, Fourth edition, Wiley Dreamtech India.
4. Richard Petersen, Linux: The Complete Reference, Sixth Edition

Software Tools:

1. [Install Ubuntu desktop | Ubuntu](#)
2. [Chapter 4. Quick Installation Guide Red Hat Enterprise Linux 7 | Red Hat Customer Portal](#)
3. [Installation | Kali Linux Documentation](#)

Online Repository:

1. [How to Install a DHCP Server in Ubuntu and Debian \(tecmint.com\)](#)
2. [How to Install and Configure Postfix as a Send-Only SMTP Server on Ubuntu 16.04 | DigitalOcean](#)
3. [Network - DHCP | Ubuntu](#)

Term Work: At least **12 experiments** covering entire syllabus should be set to have well predefined inference and conclusion. Teacher should refer the suggested experiments and can design additional experiment to maintain better understanding and quality. The experiments should be students centric as well as real time and attempt should be made to make experiments more meaningful, interesting and innovative.

Term work assessment must be based on the overall performance of the student with every Experiments are graded from time to time.

The grades will be converted to marks as per “Choice Based Credit and Grading System” manual and should be added and averaged. Based on above scheme grading and term work assessment should be done. **The practical and oral examination will be based on entire syllabus.** Students are encouraged to share their experiments codes on online repository. **Practical exam should cover all 12 experiments for examination.**

| Course Code | Course Name | Teaching Scheme (Hrs.) | | | Credits Assigned | | | |
|-------------|-------------------------------------|------------------------|------------------|----------|------------------|-----------|----------|-------|
| | | Theory | Practical | Tutorial | Theory | Practical | Tutorial | Total |
| ECM601 | Mini Project 2B: FPGA based Project | -- | 04 ^{\$} | -- | -- | 2 | -- | 2 |

\$ Indicates work load of a learner (Not Faculty) for Mini Project 2B. Faculty Load: 1 hour per week per four groups.

| Course Code | Course Name | Examination Scheme | | | | | | | |
|-------------|-------------------------------------|---------------------------|----|----|---------------|-------------------------|-----------|--------------------|-------|
| | | Theory Marks | | | | | Term Work | Practical and Oral | Total |
| | | Internal assessment | | | End Sem. Exam | Exam. Duration (in Hrs) | | | |
| Test 1 | Test 2 | Avg. of Test 1 and Test 2 | | | | | | | |
| ECM601 | Mini Project 2B: FPGA based Project | -- | -- | -- | -- | -- | 25 | 25 | 50 |

Course Pre-requisite:

1. ECC303 - Digital Design
2. ECM401- Mini Project 1B
3. ECC503- Digital VLSI

Course Objectives :-

1. To train students for FPGA based project implementation and management
2. To make students VLSI industry ready
3. To make students familiar with the Verilog Programming
4. To make students familiar with the targeted FPGA design and implementation
5. To familiarize students with the numerous FPGA solutions available in Market
6. To familiarize the students with the Interfacing of FPGA boards

Course outcomes :

1. Understand various FPGA families and method of FPGA synthesis and implementation
2. Learn the working of basic EDA tools like Xilinx, Modelsim cadence , etc
3. Able to program, simulate and synthesize circuits in Verilog HDL.
4. Learn the technique of interfacing of LED, switches and seven segment with FPGA.
5. Learn the project documentation, designing and handling techniques
6. Analysis of FPAG fault detection and verification principles

1. Guideline to maintain quality of mini project are as follows :

1. To achieve proper selection of Mini Projects. Students should do survey of FPGA boards, tools and identify needs, which shall be converted into problem statement for mini project in consultation with faculty supervisor/head of department/ internal committee of faculties.
2. Students shall submit implementation plan in the form of Smart Report/Gantt/PERT/CPM chart, which will cover weekly activity of mini project.
3. A log book to be prepared by each group, wherein group can record weekly work progress, guide/supervisor can verify and record notes/comments.
4. Faculty supervisor may give inputs to students during mini project activity; however, focus shall be on self-learning.

5. The solution to be verified with standard tools and procedures and report to be compiled in standard format of University of Mumbai.
6. **Suggested steps for mini project selection and implementation**
 - i. Mini project should be completely FPGA based
 - ii. Follow these steps
 1. Take specification, using these specifications design project.
 2. Select proper FPGA considering features and requirements of project. Create UCF file
 3. Program it using Verilog and write test benches for verification of each module
 4. Test Functional Simulation and verify it using simulation tool
 5. Synthesize, map and place and rout the design using synthesis tool
 6. Generate bit stream and download on FPGA
 7. Verify results on FPGA hardware/hardware setup made for project

2. **Project Topic selection and approval :-**

1. The group may be of maximum **FOUR (04)** students.
2. Topic selection and approval by **2 Expert** faculty from department at the start of semester
3. **Log Book** to be prepared for each group to record the work progress in terms of milestones per week by students. Weekly comment, remarks to be put by guiding faculty. Both students and faculty will put signature in it per week. The log book can be managed **online** with proper authentication method using google sheets/forms or open source project management software.

3. **Project Report Format:**

1. Report should not exceed **15 pages**. Simply staple it to discourage use of plastic.
2. The recommended report format is in LaTeX.

Term Work:

1. **Term Work evaluation and marking scheme:**

- a. The review/ progress monitoring committee shall be constituted by Head of Departments of each institute.
- b. The progress of mini project to be evaluated on continuous basis, minimum two reviews in each semester.
- c. At end of semester the above 2 expert faculty who have approved the topic will internally **evaluate the performance**.
- d. Students have to give presentation and demonstration on the FPGA Based Mini Project- 2-B
- e. In the evaluation each individual student should be assessed for his/her contribution, understanding and knowledge gained about the task completed. Based upon it the marks will be awarded to student.
- f. **Distribution of 25 Marks scheme is as follows:**
 - i. Marks awarded by guide/supervisor based on log book : 10
 - ii. Marks awarded by review committee : 10
 - iii. Quality of Project report : 05

2. **Guidelines for Assessment of Mini Project Practical/Oral Examination:**

- a. Report should be prepared as per the guidelines issued by the University of Mumbai.
- b. Mini Project shall be assessed through a presentation and demonstration of working model by the student project group to a panel of Internal and **External Examiners preferably from industry or research organisations** having experience of more than five years approved by head of Institution.
- c. Students shall be motivated to publish a paper based on the work in Conferences/students competitions.

| Module No. | Unit No. | Topics | Hrs. |
|------------|------------|---|-----------|
| 1.0 | | Introduction to FPGA and Synthesis | 04 |
| | 1.1 | Compare FPGA, ASIC, SOC, Basic FPGA architecture, Compare various FPGA Boards**, Understanding VLSI Design flow | |
| | 1.2 | Understanding Tools : Functional simulation , Synthesis and implementation, Synthesis tool flow, Implementation and bit generation, making User constraint files (UCF) | |
| | 1.3 | Study Material : https://www.xilinx.com/support/university/ise/ise-workshops/ise-fpga-design-flow.html | |
| 2.0 | | Writing First program in Verilog | 04 |
| | 2.1 | Introduction to Verilog: Module definition, port declaration, connecting ports, Writing first Testbench | |
| | 2.2 | Exercise : Program for All gates, Writing Test bench and UCF | |
| | 2.3 | Study Material: https://www.xilinx.com/support/university/ise/ise-teaching-material/hdl-design.html | |
| 3.0 | | Combinational design Using VERILOG | 08 |
| | 3.1 | Gate Level Modelling, hierarchical name referencing, Data Flow Modelling: Continuous assignments, delay specification, expressions, operators, operands, operator types | |
| | 3.2 | Exercise: Programming and FPGA implementation of Adders, 4-bit adders, Mux and decoders, Interfacing LED , switches with FPGA | |
| | 3.3 | Study Material : https://onlinecourses.nptel.ac.in/noc20_cs63/preview | |
| 4.0 | | Sequential design Using VERILOG | 08 |
| | 4.1 | Behavioral Modelling : Structured procedures, initial and always, blocking ‘and non-blocking statements, delay control, event control, conditional statements, multi way branching, loops, sequential and parallel blocks Advanced topics: Tasks and Functions, generic programming with parameters. | |
| | 4.1 | Exercise: Programming and FPGA implementation of Counters FFs and Shift registers Interfacing Seven Segment Display, UART with FPGA | |
| 5.0 | | Project Outline | 08 |
| | 5.1 | Clocked Synchronous State-Machine Analysis, State-Machine Structure, Output Logic, Characteristic Equations Analysis of State Machines with D Flip-Flops, Clocked Synchronous State-Machine Design, Designing State Machines Using State Diagrams, State Tables | |
| | 5.2 | Project Design Steps: Designing state diagram, block diagram of project, Selection of FPGA for project, Selection of synthesis and simulation tool. | |
| 6.0 | | Project Implementation and management | 20 |
| | 6.1 | Git Repositories, Learning of Project management software’s like CVS, SVN etc | |
| | 6.2 | Project Implementation: Verilog coding, simulation, Synthesis, Bit generation and downloading on FPGA. . | |
| | 6.3 | Result verification and testing | |
| | | Total | 52 |

Reference books:

1. Samir Palnitkar, “Verilog HDL A guide to Digital Design and Synthesis” , 2nd Edition, Pearson Education, 2009
2. Simon D Monk, “Programming FPGAs : Getting started with Verilog”, 1st Edition, McGraw Hill Education-2016
3. M. Morris Mano, Michael D. Ciletti , “Digital Design: With a Introduction to the Verilog Hdl”, Pearson Prentice Hall, 2013
4. David Romano, “Make: FPGAs: Turning Software into Hardware with Eight Fun and Easy DIY”, Shroff/Maker Media; First edition,2016
5. Frank Vahid, “Digital Design”, Wiley India Private Limited; Preview edition, 2009
6. Behrooz Parhami ,“COMPUTER ARITHMETIC Algorithms and Hardware Designs” , , Oxford University Press, 2010
7. Clive Maxfield ,“Design Warrior’s Guide to FPGA”, 2004, Elsevier

Reference links:

1. <https://www.sanfoundry.com/vlsi-questions-answers-aptitude-test/>
2. Free Tool : <https://www.edaplayground.com/>
3. <https://github.com/>

****Suggested FPGA Hardware Boards:**

1. Numato FPGA boards - <https://numato.com/shop/>
2. Papilio FPGA boards - <http://store.gadgetfactory.net/fpga/>
3. CMOD s6 - <https://store.digilentinc.com/cmod-s6-breadboardable-spartan-6-fpga-module/>
4. TinyFPGA - <https://tinyfpga.com/>
5. Zync,Zed Board - <https://www.xilinx.com/products/silicon-devices/soc/zynq-7000.html>
6. Artix -7, Kinetex Boards - <https://store.digilentinc.com/artix-a7-artix-7-fpga-development-board/>

Suggested Software tools:

1. Xilinx ISE Webpack
2. Modelsim/Questasim
3. Leonardo spectrum
4. MATLAB
5. Quartus
6. Actel
7. Icarus Verilog Simulator

Suggested Projects (FPGA downloading is must)

- 1) Shift-Add Multiplication,
- 2) Hardware Multipliers
- 3) Programmed Multiplication
- 4) Shift-Subtract Division
- 5) CORDIC Algorithm
- 6) Design of functions such as reciprocal, square root, sine, cosine, exponential
- 7) Wallace Multiplier
- 8) 8- Bit ALU
- 9) Matrix Multiplication
- 10) Booths Multiplier
- 11) NRZ,NRZI etc coding techniques

Suggested Courses

1. NPTEL Verilog Programming - Free
2. Workshops -Xilinx University Program- Freely available

Suggested Competitions for Funding

1. Government Swadeshi Microprocessor Challenge
2. IICDC – TI challenge
3. Sankalp Semiconductors Hackathons